IFIP WG 10.2/WG 10.5 International Workshop on Applied Formal Methods for Correct VLSI Design

ID:DA04622261

別名: International Workshop on Applied Formal Methods for Correct VLSI Design, IFIP WG 10.2/WG 10.5

Workshop on Applied Formal Methods for Correct VLSI Design, IFIP WG 10.2/WG 10.5 International

同姓同名の著者を検索

検索結果2件中 1-2 を表示

1

Formal VLSI correctness verification : proceedings of the IFIP WG 10.2/WG 10.5 International Workshop on Applied Formal Methods for Correct VLSI Design

sponsored by IMEC, Houthalen, Belgium, 13-16 November, 1989 ; edited by Luc J.M. Claesen

North-Holland , Distributed in the U.S. and Canada, Elsevier Science Pub. Co. 1990 VLSI Design methods v. 2

所蔵館10館
2

Formal VLSI specification and synthesis : Proceedings of the IFIP WG 10.2/WG 10.5 International Workshop on Applied Formal Methods for Correct VLSI Design

sponsored by IMEC, Houthalen, Belgium, 13-16 November, 1989 ; edited by Luc J.M. Claesen

North-Holland , Distributed for the U.S. and Canada, Elsevier Science Pub. Co. 1990 VLSI Design methods v. 1

所蔵館10館

この著者を外部サイトでさがす

関連著者

ページトップへ