Easily Manufacturable Shallow Trench Isolation for Gigabit Dynamic Random Access Memory
A simple and easily manufacturable shallow trench isolation (STI) process is developed for 1 Gbit dynamic random access memory (DRAM) and possibly DRAMs with ever greater capacity. The main features of this STI scheme are dual slope trench formation and selective dry-etching-assisted chemical mechanical polishing (CMP) planarization. The dual slope trench is formed by utilizing polymer generation during trench etching to improve the sub-threshold conduction characteristics (hump-free sub-threshold) and reduce the threshold voltage variation. The basic elements of dry-etching-assisted planarization are to locally form oxide mesas using a highly selective dry etching, and to minimize the amount of CMP simply by removing the locally formed oxide mesas. This new dry-etching-assisted CMP planarization significantly reduces dishing in the large field area and improves the flatness between the high and low pattern density areas such as the cell array and periphery region in a high-density DRAM.
- Japanese journal of applied physics. Pt. 1, Regular papers & short notes
Japanese journal of applied physics. Pt. 1, Regular papers & short notes 35(9A), 4618-4623, 1996-09-15
Publication Office, Japanese Journal of Applied Physics, Faculty of Science, University of Tokyo