感度とオフセット補償可能なPLL方式容量検出CMOSICの試作 [in Japanese] Development of sensitivity and offset calibratable capacitance detection CMOSIC [in Japanese]
Access this Article
Search this Article
A CMOS capacitance detection integrated circuit for silicon capacitive sensors has been developed using PLL configuration. The circuit is composed of two voltage controlled capacitance to frequency converters, a phase sensitive detector, a charge pump and a low pass filter. The circuit has differential configuration in order to supress the circuit power suply dependence and temperature dependence. The circuit is also desiged to be able to calibrate variations of the sensor sensitivity and offset with feedback principle. The circuit was designed with SPICE simulator and fabricated with standared CMOS technology of Toyohashi University of Technology. From the measurment result, the sensitivity and offset can be calibrated with applied bias voltage, and the power supply dependence and temperature dependence of the circuit were neally zero, The circuit is considerd as candidate of detection circuit for surface micromaching capacitve sensors.
- The Journal of the Institute of Electrical Engineers of Japan
The Journal of the Institute of Electrical Engineers of Japan 117(11), 571-575, 1997-11
The Institute of Electrical Engineers of Japan