感度とオフセット補償可能なPLL方式容量検出CMOSICの試作

DOI Web Site Web Site 参考文献10件

書誌事項

タイトル別名
  • Development of sensitivity and offset calibratable capacitance detection CMOS IC using PLL configuration
  • カンド ト オフセット ホショウ カノウ ナ PLL ホウシキ ヨウリョウ ケ

この論文をさがす

抄録

A CMOS capacitance detection integrated circuit for silicon capacitive sensors has been developed using PLL configuration. The circuit is composed of two voltage controlled capacitance to frequency converters, a phase sensitive detector, a charge pump and a low pass filter. The circuit has differential configuration in order to supress the circuit power suply dependence and temperature dependence. The circuit is also desiged to be able to calibrate variations of the sensor sensitivity and offset with feedback principle. The circuit was designed with SPICE simulator and fabricated with standared CMOS technology of Toyohashi University of Technology. From the measurment result, the sensitivity and offset can be calibrated with applied bias voltage, and the power supply dependence and temperature dependence of the circuit were neally zero, The circuit is considerd as candidate of detection circuit for surface micromaching capacitve sensors.

収録刊行物

参考文献 (10)*注記

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ