A study on 10-GHz Clock Signal Extraction from 40-Gbit/s and 80-Gbit/s RZ Optical Signals
-
- Oro Kyoichi
- Kansai Electric Power, Power Engineering R&D Center
-
- Yamashita Ikuo
- Kansai Electric Power, Power Engineering R&D Center
-
- Seikai Shigeyuki
- Takuma National College of Technology, Dept. of Telecom
Bibliographic Information
- Other Title
-
- 40Gbit/sおよび80Gbit/s光RZ信号からの10GHzクロック信号抽出の検討
- 40Gbit s オヨビ 80Gbit s ヒカリ RZ シンゴウ カラ ノ 10GHz クロック シンゴウ チュウシュツ ノ ケントウ
Search this article
Abstract
Three kinds of clock recovery circuit for 40-Gbit/s optical RZ signals are fabricated and their characteristics are compared. The three schemes comprise a phase lock loop (PLL) including a voltage-controlled oscillator, an injection locking, and a logic operation by T-flip-flop. The injection-locking scheme is then applied for 80-Gbit/s signals, where the input optical signal is converted into a 40-GHz signal by an optical modulator driven by the output of the locking circuit. Characteristics as hold-in rage, frequency response, and phase noise are measured and compared among the schemes. The properties of the PLL and the injection locking circuit were relatively similar and those of the TFF circuit were uncharacteristic compared with others. Performance of the circuits was confirmed by error free transmission and by stable phase noise over 24 hours. Phase noise transfer properties of the three schemes are briefly discussed.
Journal
-
- IEEJ Transactions on Electronics, Information and Systems
-
IEEJ Transactions on Electronics, Information and Systems 126 (11), 1290-1295, 2006
The Institute of Electrical Engineers of Japan
- Tweet
Keywords
Details 詳細情報について
-
- CRID
- 1390001204604001024
-
- NII Article ID
- 10018318232
-
- NII Book ID
- AN10065950
-
- ISSN
- 13488155
- 03854221
-
- NDL BIB ID
- 8560215
-
- Text Lang
- ja
-
- Data Source
-
- JaLC
- NDL
- Crossref
- CiNii Articles
-
- Abstract License Flag
- Disallowed