位相状態記憶制御とダブルクロックエッジ検出に基づく分周比可変型ディジタルＰＬＬ

DOI Web Site Web Site 被引用文献2件 参考文献13件

書誌事項

タイトル別名
  • A Dividing Ratio Changeable Digital PLL Based on Phase State Memory and Double Clock-Edge Detection
  • イソウ ジョウタイ キオク セイギョ ト ダブル クロックエッジ ケンシュツ ニ モトズク ブンシュウヒ カヘンガタ ディジタル PLL

この論文をさがす

抄録

In this paper, we propose the dividing ratio changeable digital phase locked loop (PLL) based on phase state memory and double clock-edge detection in which satisfies three characteristics of a low jitter, wide lock-in range, and fast pull-in at the same time. The counter for the double edge detection of the base clock reduces the circuit scale by using the selector. In a steady state, the output jitter of the proposed digital PLL becomes always half pulse width of the base clock regardless of the frequency fluctuation of the base clock. Also, the upper bound frequency of the lock-in range becomes 6 times that of the conventional dividing ratio changeable digital PLL, when the permissible output jitter is identical. Furthermore, the fast pull-in is finishes in one period of the input signal and the pulse width of the multiplication output signal becomes almost constant.

収録刊行物

被引用文献 (2)*注記

もっと見る

参考文献 (13)*注記

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ