Evaluation of a New Power-Gating Scheme Utilizing Data Retentiveness on Caches

DOI Web Site 参考文献24件
  • KIM Kyundong
    Graduate School of Engineering, The University of Tokyo
  • TAKEDA Seidai
    Graduate School of Engineering, The University of Tokyo
  • MIWA Shinobu
    Graduate School of Information Science and Technology, The University of Tokyo
  • NAKAMURA Hiroshi
    Graduate School of Engineering, The University of Tokyo Graduate School of Information Science and Technology, The University of Tokyo

この論文をさがす

抄録

Caches are one of the most leakage consuming components in modern processor because of massive amount of transistors. To reduce leakage power of caches, several techniques using power-gating (PG) were proposed. Despite of its high leakage saving, a side effect of PG for caches is the loss of data during a sleep. If useful data is lost in sleep mode, it should be fetched again from a lower level memory. This consumes a considerable amount of energy, which very unfortunately mitigates the leakage saving. This paper proposes a new PG scheme considering data retentiveness of SRAM. After entering the sleep mode, data of an SRAM cell is not lost immediately and is usable by checking the validity of the data. Therefore, we utilize data retentiveness of SRAM to avoid energy overhead for data recovery, which results in further chance of leakage saving. To check availability, we introduce a simple hardware whose overhead is ignorable. Our experimental result shows that utilizing data retentiveness saves up to 32.42% of more leakage than conventional PG.

収録刊行物

参考文献 (24)*注記

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ