3-9 アナログDCT演算回路による画像圧縮センサの検討  [in Japanese] An Image Compression Sensor with Analog DCT Operations  [in Japanese]

    • 坂井 丈泰 Sakai Takeyasu
    • 早稲田大学理工学部電気電子情報工学科 Department of Electrical, Electroincs and Computer Engineering, Waseda University
    • 永井 宏昌 Nagai Hiromasa
    • 早稲田大学理工学部電気電子情報工学科 Department of Electrical, Electroincs and Computer Engineering, Waseda University
    • 松本 隆 Mastumoto Takashi
    • 早稲田大学理工学部電気電子情報工学科 Department of Electrical, Electroincs and Computer Engineering, Waseda University

Abstract

A parallel architecture is proposed for analog DCT operations using floating-gate transistors with differential inputs and feedback. All operations are in voltage mode. Only one terminal is required for the feedback which is capable of suppressing the distortions due to active elements. Implementing DCT operation circuits together with an array of photosensors, an image compression sensor can be realized.

Journal

テレビジョン学会年次大会講演予稿集   [List of Volumes]

テレビジョン学会年次大会講演予稿集 (32), 41-42, 1996-07-17  [Table of Contents]

The Institute of Image Information and Television Engineers

Cited by:  1

You must have a user ID to see the cited references.If you already have a user ID, please click "Login" to access the info.New users can click "Sign Up" to register for an user ID.

Preview

Preview

Codes

  • NII Article ID (NAID) :
    110004778982
  • NII NACSIS-CAT ID (NCID) :
    AN10492168
  • Text Lang :
    JPN
  • Article Type :
    Proceedings
  • ISSN :
    09191879
  • Databases :
    CJPref  NII-ELS 

Share