A 45-Mbit/s CMOS VLSI Digital Phase Aligner
収録刊行物
-
- IEEE J. Solid-State Circuits
-
IEEE J. Solid-State Circuits 23 (2), 323-328, 1988
IEEE J. Solid-State Circuits 23 (2), 323-328, 1988