|
COVER
Full Text:
CiNii
|
|
|
CONTENTS
Full Text:
CiNii
|
|
|
CONTENTS
Full Text:
CiNii
|
|
|
Call for Papers
Full Text:
CiNii
|
|
|
Special Section on Analog Circuit and Device Technologies
Full Text:
CiNii
|
663
|
|
Key Technologies for Miniaturization and Power Reduction of Analog-to-Digital Converters for Video Use(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
664-672
|
|
Ultra-Low Voltage Analog Integrated Circuits(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
673-680
|
|
RF Passive Components Using Metal Line on Si CMOS(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
681-691
|
|
A Reduced-Sample-Rate Sigma-Delta-Pipeline ADC Architecture for High-Speed High-Resolution Applications(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
692-701
|
|
Design of a Small-Offset 12-Bit CMOS DAC Using Weighted Mean Sample-and-Hold Circuit(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
702-709
|
|
Simultaneous Compensation of RC Mismatch and Clock Skew in Time-Interleaved S/H Circuits(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
710-716
|
|
An Image Rejection Mixer with AI-Based Improved Performance for WCDMA Applications(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
717-724
|
|
True 50% Duty-Cycle SSH and SHH SiGe BiCMOS Divide-by-3 Prescalers(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
725-731
|
|
Extended Phase Noise Performance in Mutual Negative Resistance CMOS LC Oscillator for Low Supply Voltages(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
732-738
|
|
A -90dBc @ 10kHz Phase Noise Fractional-N Frequency Synthesizer with Accurate Loop Bandwidth Control Circuit(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
739-745
|
|
A CMOS Clock and Data Recovery Circuit with a Half-Rate Three-State Phase Detector(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
746-752
|
|
All-Digital Clock Deskew Buffer with Variable Duty Cycles(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
753-760
|
|
An On-Chip Multi-Channel Rail-to-Rail Signal Monitoring Technique for Sub-100-nm Digital Signal Integrity(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
761-768
|
|
A 1V Low-Noise CMOS Amplifier Using Autozeroing and Chopper Stabilization Technique(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
769-774
|
|
Modified CMOS Op-Amp with Improved Gain and Bandwidth(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
775-780
|
|
An Image-Filtering LSI Processor Architecture for Face/Object Recognition Using a Sorted Projection-Field Model Based on a Merged/Mixed Analog-Digital Architecture(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
781-791
|
|
MIMO Interconnects Order Reductions by Using the Multiple Point Adaptive-Order Rational Global Arnoldi Algorithm(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
792-802
|
|
A Method Using an Averaging Technique for the Analysis and Evaluation of Real Quasi-Resonant Converters(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
803-810
|
|
A Study to Realize a CMOS Pipelined Current-Mode A-to-D Converter for Video Applications(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
811-813
|
|
A Technique to Reduce Power Consumption for a Linear Transconductor(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
814-818
|
|
Design of Analog Current-Mode Loser-Take-All Circuit(<Special Section>Analog Circuit and Device Technologies)
Full Text:
CiNii
|
819-822
|
|
Extended-Range High-Resolution FMCW Reflectometry by Means of Electronically Frequency-Multiplied Sampling Signal Generated from Auxiliary Interferometer(Optoelectronics)
Full Text:
CiNii
|
823-829
|
|
Numerical Investigation of Octagonal Photonic Crystal Fibers with Strong Confinement Field(Optoelectronics)
Full Text:
CiNii
|
830-837
|
|
A Leakage Reduction Scheme for Sleep Transistors with Decoupling Capacitors in the Deep Submicron Era(Electronic Circuits)
Full Text:
CiNii
|
838-843
|
|
Low-Latency Superscalar and Small-Code-Size Microcontroller Core for Automotive, Industrial, and PC-Peripheral Applications(Integrated Electronics)
Full Text:
CiNii
|
844-850
|
|
A Spread-Spectrum Clock Generator Using Fractional-N PLL with an Extended Range ΣΔ Modulator(Integrated Electronics)
Full Text:
CiNii
|
851-857
|
|
Reduction of the Intensity Noise by Electric Positive and Negative Feedback in Blue-Violet InGaN Semiconductor Lasers(Lasers, Quantum Electronics)
Full Text:
CiNii
|
858-860
|
|
Improvements in the Design of Matrix Distributed Amplifiers(Microwaves, Millimeter-Waves)
Full Text:
CiNii
|
861-864
|
|
Novel First-Order Non-inverting and Inverting Output of All-Pass Filter at the Same Configuration Using ICCII(Electronic Circuits)
Full Text:
CiNii
|
865-867
|
|
A CMOS Built-In Current Sensor for IDDQ Testing(Integrated Electronics)
Full Text:
CiNii
|
868-870
|
|
ABSTRACTS(IEICE Trans. Electron. (Japanese Edition), Vol.J89-C,No.6)
Full Text:
CiNii
|
871-872
|
|
Announcement
Full Text:
CiNii
|
872
|
|
Information for Authors
Full Text:
CiNii
|
|
|
Notice about photocopying
Full Text:
CiNii
|
|
|
Call for Papers
Full Text:
CiNii
|
|
|
Welcome to the IEICE Overseas Membership Page
Full Text:
CiNii
|
|
|
IEICE Transactions to Move from Journal to Online Format
Full Text:
CiNii
|
|
|
Important Notice of Changes in Author Manuscript Submission Qualifications
Full Text:
CiNii
|
|
|
Important Notice of Changes in Overseas Membership Development Program (OMDP)
Full Text:
CiNii
|
|
|
Editorial Committee
Full Text:
CiNii
|
|
|
IEICE Editorial Board
Full Text:
CiNii
|
|
|
BACKCOVER
Full Text:
CiNii
|
|