|
表紙
Full Text:
CiNii
|
|
|
目次
Full Text:
CiNii
|
|
|
Comparison between STA and SSTA Results in Microprocessor Design
Full Text:
CiNii
|
1-6
|
|
A New Technique for Elimination of Irregular Data in Measured Values : A Data Screening Technique Appling Skewness of Basic Statistic
Full Text:
CiNii
|
7-12
|
|
A Study of Grid-Based Modeling of Spatially Correlated Manufacturing Variability for SSTA
Full Text:
CiNii
|
13-17
|
|
A Highly Extensible Base Processor for Short-term ASIP Design
Full Text:
CiNii
|
19-24
|
|
Complexities and Algorithms of Minimum-Delay Compensation Problems in Datapath Synthesis
Full Text:
CiNii
|
25-30
|
|
A Schedule Improvement with Skew Control in Datapath Synthesis
Full Text:
CiNii
|
31-36
|
|
Necessary and Sufficient Conditions for Symmetry Placements
Full Text:
CiNii
|
37-41
|
|
Improved Method of Rectilinear Block Packing Based on O-Tree Representation
Full Text:
CiNii
|
43-48
|
|
Synthesis of parallel prefix adders based on Ling's carry computation
Full Text:
CiNii
|
49-54
|
|
An Efficient Behavioral Synthesis Method Considering Specialized Functional Units
Full Text:
CiNii
|
55-60
|
|
A Hardware Engine for Generation Deformed Map
Full Text:
CiNii
|
61-66
|
|
An LDPC Decoder Based on the Min-Sum Algorithm for High Speed WLAN Systems
Full Text:
CiNii
|
67-72
|
|
Area Recovery under Depth Constraint by Cut Substitution for Technology Mapping for LUT-based FPGAs
Full Text:
CiNii
|
73-78
|
|
Cycle Partitioned Scheduling for Code Optimization of VLIW DSP
Full Text:
CiNii
|
79-84
|
|
Retargetable Linear Assembler for VLIW Processor
Full Text:
CiNii
|
85-90
|
|
Memory Assignment Method Considering Orders of Operands for Massively Parallel Fine-grained SIMD Processor
Full Text:
CiNii
|
91-96
|
|
複写される方へ
Full Text:
CiNii
|
|
|
Notice for Photocopying
Full Text:
CiNii
|
|
|
奥付
Full Text:
CiNii
|
|
