|
表紙
Full Text:
CiNii
|
|
|
論文誌編集委員会(Editorial Board)
Full Text:
CiNii
|
|
|
目次
Full Text:
CiNii
|
|
|
CONTENTS
Full Text:
CiNii
|
|
|
「情報処理学会論文誌:コンピューティングシステム」の編集方針について
Full Text:
CiNii
|
i-ii
|
|
「2007年先進的計算基盤システムシンポジウム(SACSIS2007)」との連携編集について
Full Text:
CiNii
|
iii
|
|
Design and Implementation of Road Traffic Simulation Based on Dynamic Time Step Synchronization Method and Its Evaluation(Algorithm)
Full Text:
CiNii
|
1-12
|
|
The Design and Implementation of a Virtual Cluster Management System(Virtualization)
Full Text:
CiNii
|
13-24
|
|
A Program Delivery and Data Backup Method for Ubiquitous Appliances(High Reliability)
Full Text:
CiNii
|
25-36
|
|
SoC Visualization by Platform-independent Hardware IP Components(Hardware Design Technologies)
Full Text:
CiNii
|
37-48
|
|
Performance Prediction of Event-driven Networking Processor CUE-v3(Processor Architecture)
Full Text:
CiNii
|
49-57
|
|
Low-complexity Operand Bypass Using Small RAM(Processor Architecture)
Full Text:
CiNii
|
58-69
|
|
Dynamic Switch Strategies of Cache Replacement for an SMT Processor(Processor Architecture)
Full Text:
CiNii
|
70-83
|
|
Designing a Low-power Superscalar Processor Based on Its Clustered Datapath(Processor Architecture)
Full Text:
CiNii
|
84-94
|
|
Common Description Method of SIMD Instructions for Providing Performance Portability(Compiler)
Full Text:
CiNii
|
95-105
|
|
A Bit-level Compiler for Massively Parallel Image Processors(Compiler)
Full Text:
CiNii
|
106-116
|
|
Distributed Time-stamping Authority Grid and Analysis of Parameter Dependencies(Grid)
Full Text:
CiNii
|
117-126
|
|
Performance Improvement by Distributed Data Management Layer on Grid RPC System(Grid)
Full Text:
CiNii
|
127-144
|
|
Network Emulation for Evaluation of Grid Applications(Grid)
Full Text:
CiNii
|
145-155
|
|
A Fast Topology Inference : A Building Block for Network-aware Parallel Processing(Grid)
Full Text:
CiNii
|
156-165
|
|
Implementation and Evaluation of Mechanisms for MPI Derived Datatypes Communication on DIMMnet-2(Network)
Full Text:
CiNii
|
166-177
|
|
The Study of Fat H-tree Topology for Network-on-chips(Network)
Full Text:
CiNii
|
178-191
|
|
Optimization of MPI Rank Allocation Considering Communication Timing for Reducing Contention(Parallel Computing)
Full Text:
CiNii
|
192-202
|
|
Fast, Accurate Memory Architecture Simulation Technique Using Memory Access Characteristics(Processor Simulation)
Full Text:
CiNii
|
203-213
|
|
Fast Multiply-add Operation with Quadruple Precision on SR11000/J2(Numerical Computation)
Full Text:
CiNii
|
214-222
|
|
An Incremental Parameter Estimation Method for Software Automatic Performance Tuning Applied to Sparse Matrix Computation(Numerical Computation)
Full Text:
CiNii
|
223-234
|
|
A Performance Model for Assisting Development of GPGPU Applications(GPU Applications)
Full Text:
CiNii
|
235-246
|
|
Low-impact Instrumentation and Defining Program Region for Power Optimization(Low-power Methods)
Full Text:
CiNii
|
247-259
|
|
A Dynamic Voltage and Frequency Control Technique for Chip Multiprocessors(Low-power Methods)
Full Text:
CiNii
|
260-269
|
|
RMd2-SIP : A Real-time Scheduling Algorithm on Multiprocessors(Real-Time Processing)
Full Text:
CiNii
|
270-286
|
|
Memory Architecture Independent Description and Execution of Embedded Image Processing Programs(Programming Models and Tools)
Full Text:
CiNii
|
287-301
|
|
複写される方へ
Full Text:
CiNii
|
|
|
Notice for Photocopying
Full Text:
CiNii
|
|
|
裏表紙
Full Text:
CiNii
|
|
