|
表紙
Full Text:
CiNii
|
|
|
目次
Full Text:
CiNii
|
|
|
Area/Delay Estimation Techniques for Digital Signal Processor Cores
Full Text:
CiNii
|
1-8
|
|
A Hardware/Software Partitioning Algorithmfor Digital Signal Processors with Two Types of Register Files
Full Text:
CiNii
|
9-16
|
|
Scaling Law with Substrate-Bias
Full Text:
CiNii
|
17-23
|
|
The Worst-case Delay Reduction Method for Repeater-inserted Bus Considering Crosstalk
Full Text:
CiNii
|
25-32
|
|
Clock Tree Synthesis for Multi Stage Gating
Full Text:
CiNii
|
33-38
|
|
On Path Selection and Test Generation for Path Delay Faults
Full Text:
CiNii
|
39-46
|
|
A Non-Scan DFT Method at Register-Transfer Level to Achieve Complete Fault Efficiency
Full Text:
CiNii
|
47-54
|
|
Multi-Clock Path Analysis Based on Propositional Satisfiability
Full Text:
CiNii
|
55-62
|
|
EVERY7SP-An Equivalence Checker for Transistor-Level Verification
Full Text:
CiNii
|
63-70
|
|
Functional Decompositions Using Parameters
Full Text:
CiNii
|
71-77
|
|
Implementing Fast Boolean QDI Function Blocks
Full Text:
CiNii
|
79-86
|
|
A hardware algorithm for computing the Euclidean norm of a 3-D vector
Full Text:
CiNii
|
87-94
|
|
[OTHERS]
Full Text:
CiNii
|
|
