|
表紙
Full Text:
CiNii
|
|
|
目次
Full Text:
CiNii
|
|
|
BISC (Bus Instruction Set Computer) Processor BISC-2
Full Text:
CiNii
|
1-6
|
|
Development of a Multiprocessor Emulation System by the Application of Large-scale FPGA
Full Text:
CiNii
|
7-12
|
|
Biased Shifting Cooling Scheme for 3D Stacked Mesh Array
Full Text:
CiNii
|
13-18
|
|
Speculative Clock Control of Execution Units for Low Power
Full Text:
CiNii
|
19-24
|
|
Custom Logic for ab initio Molecular Orbital Calculation
Full Text:
CiNii
|
25-30
|
|
Stream parsing unit of media processor for HDTV application (MCP2)
Full Text:
CiNii
|
31-36
|
|
A Parallelizing Method and Evaluation of The Communication and Synchronization Memory
Full Text:
CiNii
|
37-42
|
|
Application of reading simulation ahead to Parallel Discrete
Full Text:
CiNii
|
43-48
|
|
Worldwide metacomputing experiment at SC2000
Full Text:
CiNii
|
49-54
|
|
A Study of Parallelized ICCG Solvers Based on Multi-Color Ordering Improvement in Performance by Blocking Approach and Application to Engineering Problems
Full Text:
CiNii
|
55-60
|
|
Parallel Implementation of the BLAS Library on Shared Memory Architectures for Sparse Matrix Algorithms and its Evaluation
Full Text:
CiNii
|
61-66
|
|
A technique of hiding memory access latency for Multi-threading Processor
Full Text:
CiNii
|
67-72
|
|
Evaluation of On-the-fly Data Compression between Cache and Main Memory on Chip Multi-Processor
Full Text:
CiNii
|
73-78
|
|
A Proposal for GCR Methods with Less Memory Requirement
Full Text:
CiNii
|
79-84
|
|
Improving the Corner-turn by considering cache lines
Full Text:
CiNii
|
85-90
|
|
Cache Line Impact on 3D PDE Solvers
Full Text:
CiNii
|
91-96
|
|
Measuring Behavior of Program Execution Time effected by Installed Cache Size and Accessed Memory Range Speedup by Dynamic Code Rewriting and High-resolution Timing Measurement
Full Text:
CiNii
|
97-102
|
|
多倍長計算を用いたODE Solverに関する一考察
Full Text:
CiNii
|
103-107
|
|
Implementation of Macro data flow pre-processor
Full Text:
CiNii
|
109-114
|
|
Software Pipelining with Conditional Branches
Full Text:
CiNii
|
115-120
|
|
A high-speed dynamic instruction scheduling scheme for superscalars
Full Text:
CiNii
|
121-126
|
|
Multiple precision floating point number extension for Fortran compiler omf77 with GNU MP
Full Text:
CiNii
|
127-132
|
|
Bulk Recurrent Parallel Execution of DOACROSS Loops
Full Text:
CiNii
|
133-138
|
|
NAS Parallel Benchmark on the CRAY-T3E/1200E
Full Text:
CiNii
|
139-144
|
|
Implementation of dynamic load balancing system for distributed processing system Clop on PC cluster
Full Text:
CiNii
|
145-150
|
|
Implementation and Evaluation of PC cluster software written by Java
Full Text:
CiNii
|
151-156
|
|
Performance Evaluation of the OC48c cluster using Comet
Full Text:
CiNii
|
157-162
|
|
Evaluation of a Parallel Similar Document Search System on Windows NT SMP Cluster using SORB+JavaPM/Myrinet
Full Text:
CiNii
|
163-168
|
|
A Speculative Coherence Control Mechanism for DSM Systems
Full Text:
CiNii
|
169-174
|
|
Performance and Scalability Evaluation of a DSM Cluster on Various Platforms
Full Text:
CiNii
|
175-180
|
|
Optimization and Performance Evaluation of NPB on Omni OpenMP Compiler for SCASH, Software Distributed Memory System.
Full Text:
CiNii
|
181-186
|
|
Evaluating OpenMP Performance on SDSM using SPLASH2: Omni/SCASH Benchmarks.
Full Text:
CiNii
|
187-192
|
|
裏表紙
Full Text:
CiNii
|
|
