|
表紙
Full Text:
CiNii
|
|
|
目次
Full Text:
CiNii
|
|
|
Feasibility Study on EMI Measurement "furoshiki" using 2V Organic CMOS and Silicon CMOS
Full Text:
CiNii
|
1-6
|
|
A 6-bit Arbitrary Digital Noise Emulator in 65nm CMOS Technology
Full Text:
CiNii
|
7-10
|
|
Evaluation and Analysis of Substrate Noise in a Microprocessor
Full Text:
CiNii
|
11-14
|
|
Chip-to-Chip Half Duplex Data Communication at 135Mbps Over Power-Supply Rails
Full Text:
CiNii
|
15-18
|
|
A 0.2mm^2, 27Mbps 3mW ADC/FFT-less FDM BAN receiver with energy exploitation capability
Full Text:
CiNii
|
19-22
|
|
Implementation of a Time-of-Flight Image Sensor using High Speed Charge Transfer Pinned-Photodiodes
Full Text:
CiNii
|
23-28
|
|
Time Domain Fluorescence Lifetime Image Sensor Using Two-Stage Charge Transfer Pixels with Pinned Diode
Full Text:
CiNii
|
29-34
|
|
CMOS image sensor for optical measurement of cranial nerve activity
Full Text:
CiNii
|
35-38
|
|
Development of a multifunctional CMOS image sensor for in vivo sensing of neural activities in a mouse deep brain
Full Text:
CiNii
|
39-43
|
|
CMOS Analog Integrated Circuits for On-Chip Biosensing
Full Text:
CiNii
|
45-50
|
|
Smart Micro Chips with Sensor Array and IC for Bio/Medical Applications
Full Text:
CiNii
|
51-56
|
|
Integrated MEMS and Biomedical MEMS
Full Text:
CiNii
|
57-62
|
|
Bio/chemical sensors for novel physical monitoring
Full Text:
CiNii
|
63-68
|
|
Study on Active Substrate Noise Cancelling Technique using Power Line di/dt Detector
Full Text:
CiNii
|
69-73
|
|
Meta-Stability Characteristic of Single-Slope ADC with Time to Digital Convertor for CMOS-Image Sensor
Full Text:
CiNii
|
75-80
|
|
Thermal Noise Effects Caused by Settling Time Optimization in Switched-Capacitor Circuits
Full Text:
CiNii
|
81-86
|
|
A 0.5V Feedforward Delta-Sigma Modulator with CMOS Inverter-Based Integrator
Full Text:
CiNii
|
87-91
|
|
AD Conversion Principles and CMOS Circuit Techniques
Full Text:
CiNii
|
93-98
|
|
An 8-bit 600-MSps Flash ADC Using Interpolating and Background Self-Calibrating Techniques
Full Text:
CiNii
|
99-104
|
|
Digital Correction Algorithm for Timing Skew Effects in Time-Interleaved ADC Systems
Full Text:
CiNii
|
105-110
|
|
A Self-Background Calibrated 6b 2.7GS/s ADC with Cascade-Calibrated Folding-Interpolating Architecture
Full Text:
CiNii
|
111-116
|
|
Technical Trend of RF circuits
Full Text:
CiNii
|
117-122
|
|
90nm CMOSによるFMCW方式レーダー送受信ICの開発(アナログ,アナデジ混載,RF及びセンサインタフェース回路)
Full Text:
CiNii
|
123-128
|
|
A High Image-Rejection 24-GHzBand Low Noise Amplifier
Full Text:
CiNii
|
129-134
|
|
Low-Power Zero-IF Full-segment ISDB-T CMOS Tuner with 10th-Order Channel Filters
Full Text:
CiNii
|
135-140
|
|
A 58-μW Single-Chip Sensor Node Processor Using Synchronous MAC Protocol
Full Text:
CiNii
|
141-145
|
|
A High Linear and Wide Frequency Range RF Sampling Circuit for Discrete Time Signal Processing
Full Text:
CiNii
|
147-152
|
|
100-1000MHz Cutoff Frequency, 0-12dB Boost Programmable Gm-C Filter with Digital Calibration for HDD Read Channel
Full Text:
CiNii
|
153-157
|
|
Fully-integrated Clock Reference Generator with Frequency-locked Loop
Full Text:
CiNii
|
159-164
|
|
Delay Variation Tolerant Subthreshold Digital Circuits for Ultra-Low Power
Full Text:
CiNii
|
165-170
|
|
奥付
Full Text:
CiNii
|
|
|
複写される方へ
Full Text:
CiNii
|
|
|
Notice for Photocopying
Full Text:
CiNii
|
|
