Search Results1-20 of  35

  • 1 / 2
  • Hidetsugu Irie ID: 9000356917665

    Articles in CiNii:1

    • Using Cacheline Reuse Characteristics for Prefetcher Throttling (2012)
  • Hidetsugu Irie ID: 9000356917678

    Articles in CiNii:1

    • A Fully Optical Ring Network-on-Chip with Static and Dynamic Wavelength Allocation (2013)
  • Hidetsugu Irie ID: 9000403554550

    Articles in CiNii:1

    • TCPセッョンへの識別子付与による複数プロセス横断可能な処理追跡法 (2011)
  • Hidetsugu Irie ID: 9000403554556

    Articles in CiNii:1

    • STRAIGHT: Realizing a Lightweight Large Instruction Window by using Eventually Consistent Distributed Registers (2012)
  • IRIE HIDETSUGU ID: 1000050422407

    Articles in CiNii:66

    • Microarchitectural Register Writing Assurance for Typical-case-designing (2008)
    • フィルタを用いたメモリ・アクセス順序違反検出手法の評価 (コンピュータシステム) -- (組込み技術とネットワークに関するワークショップETNET2016) (2016)
    • クラウドフォレンジックに向けたVMセキュアプロセッサの設計と実装 (コンピュータシステム) -- (組込み技術とネットワークに関するワークショップETNET2016) (2016)
  • IRIE HIDETSUGU ID: 9000006816880

    Articles in CiNii:15

    • Hybrid prefetching with feedback using sampled history (2010)
    • Dynamic Estimate Method of Requirement for Cache Associativity (2008)
    • Comparison and Evaluation of Performance of Cell and GPGPU (2008)
  • IRIE HIDETSUGU ID: 9000017548695

    電気通信大学大学院情報システム学研究科 (2015 from CiNii)

    Articles in CiNii:34

    • Compiler and Runtime System to Conceal Overhead for Updating Software Cache (2010)
    • ZeoBro : a Personal Life Assistance Service Platform on a PC-Cluster (2010)
    • C-026 A Study for Acceleration of Camera Sensor Application by Cooperation of Portable Devices and Servers (2010)
  • IRIE HIDETSUGU ID: 9000046015200

    Japan Science and Technology Agency:Graduate School of Information Science and Technology, The University of Tokyo (2005 from CiNii)

    Articles in CiNii:1

    • Reducing Issue Delay of Store Instructions on A clustered Microarchitecture (2005)
  • IRIE Hidetsugu ID: 9000004379905

    Japan Science and Technology Agency:The Univ. of Tokyo (2005 from CiNii)

    Articles in CiNii:1

    • New Generation Microprocessor Architecture (1):Clustered Microarchitecture (2005)
  • IRIE Hidetsugu ID: 9000017683656

    Graduate School of Information Science and Technology, The University of Tokyo (2008 from CiNii)

    Articles in CiNii:1

    • Ultra Dependable Processor (2008)
  • IRIE Hidetsugu ID: 9000019135548

    Graduate School of Information Systems, University of Electro-Communications (2011 from CiNii)

    Articles in CiNii:1

    • Computation-Communication Overlap of Linpack on a GPU-Accelerated PC Cluster (2011)
  • IRIE Hidetsugu ID: 9000046253916

    Japan Science and Technology Agency (2008 from CiNii)

    Articles in CiNii:1

    • Evaluation of Area-Oriented Register Cache (2008)
  • IRIE Hidetsugu ID: 9000107382168

    Articles in CiNii:1

    • Evaluation of Area-Oriented Register Cache (2008)
  • IRIE Hidetsugu ID: 9000242085739

    The University of Electro-Communications (2013 from CiNii)

    Articles in CiNii:1

    • A Fully Optical Ring Network-on-Chip with Static and Dynamic Wavelength Allocation (2013)
  • IRIE Hidetsugu ID: 9000242867432

    Graduate School of Information Systems, The University of Electro-Communications, Japan (2013 from CiNii)

    Articles in CiNii:1

    • FPGA-based Implementation of Sliding-Window Aggregates over Disordered Data Streams (2013)
  • IRIE Hidetsugu ID: 9000242868537

    Graduate School of Information Systems, The University of Electro-Communications, Japan (2013 from CiNii)

    Articles in CiNii:1

    • FPGA-based Implementation of Sliding-Window Aggregates over Disordered Data Streams (2013)
  • IRIE Hidetsugu ID: 9000242869297

    Graduate School of Information Systems, The University of Electro-Communications, Japan (2013 from CiNii)

    Articles in CiNii:1

    • FPGA-based Implementation of Sliding-Window Aggregates over Disordered Data Streams (2013)
  • IRIE Hidetsugu ID: 9000258734073

    The University of Electro-Communications (2012 from CiNii)

    Articles in CiNii:1

    • Using Cacheline Reuse Characteristics for Prefetcher Throttling (2012)
  • IRIE Hidetsugu ID: 9000290372220

    The University of Electro-Communications (2013 from CiNii)

    Articles in CiNii:1

    • Intuitive Gesture UIs for Optical See-Through HMDs (2013)
  • IRIE Hidetsugu ID: 9000290372226

    The University of Electro-Communications (2013 from CiNii)

    Articles in CiNii:1

    • Performance Evaluation of the Fingertip Recognition Algorithm that Runs on a HMD Device (2013)
  • 1 / 2
Page Top