Search Results1-20 of  40

  • 1 / 2
  • Hironori Kasahara ID: 9000287207568

    Articles in CiNii:1

    • Android Movie Player System Combined with Automatically Parallelized and Power Optimized Code by OSCAR Compiler (2014)
  • Hironori Kasahara ID: 9000019156990

    Waseda University (2014 from CiNii)

    Articles in CiNii:7

    • Automatic parallelization with OSCAR API Analyzer: a cross-platform performance evaluation (2012)
    • Opportunities and Challenges of Application-Power Control in the Age of Dark Silicon (2012)
    • Automatic parallelization with OSCAR API Analyzer: a cross-platform performance evaluation (2012)
  • Hironori Kasahara ID: 9000242389535

    Waseda University (2014 from CiNii)

    Articles in CiNii:1

    • Automatic Parallelization of Small Point FFT on Multicore Processor (2014)
  • Hironori Kasahara ID: 9000346959364

    Articles in CiNii:1

    • Android Video Processing System Combined with Automatically Parallelized and Power Optimized Code by OSCAR Compiler (2016)
  • Hironori Kasahara ID: 9000398260412

    Articles in CiNii:1

    • Verified Translation Validation Technique for OSCAR Automatically Parallelizing Compiler (2018)
  • KASAHARA HIRONORI ID: 9000004373506

    Department of Computer Science, Waseda University (2006 from CiNii)

    Articles in CiNii:10

    • 150th Memorial Panel : On Future Computer Architecture Researches (2004)
    • ト-タル加重フロ-時間最小マルチプロセッサスケジュ-リング問題に対するDF/IHSの応用 (1987)
    • 最適マルチプロセッサスケジュ-リングアルゴリズムを用いたロボットダイナミックスシミュレ-ションの並列処理 (1987)
  • KASAHARA HIRONORI ID: 9000046007310

    Department of Computer Science, Waseda University (2005 from CiNii)

    Articles in CiNii:1

    • Performance of OSCAR Multigrain Parallelizing Compiler on Shared Memory Multiprocessor Servers} (2005)
  • KASAHARA HIRONORI ID: 9000046008252

    Dept. of Computer Science, School of Electronics and Engineering, Waseda Univ. (2005 from CiNii)

    Articles in CiNii:1

    • Performance Evaluation of Electronic Circuit Simulation Using Code Generation Method without Array Indirect Access (2005)
  • KASAHARA HIRONORI ID: 9000046011509

    Dept. of Computer Science, Waseda University (2005 from CiNii)

    Articles in CiNii:1

    • Performance Evaluation of Minimum Execution Time Multiprocessor Scheduling Algorithms Using Standard Task Graph Set Which Takes into Account Parallelism of Task Graphs (2005)
  • KASAHARA HIRONORI ID: 9000272646369

    Waseda University (2014 from CiNii)

    Articles in CiNii:1

    • A Latency Reduction Technique for IDS by Allocating Decomposed Signature on Multi-core (2014)
  • KASAHARA HIRONORI ID: 9000272646373

    Waseda University (2014 from CiNii)

    Articles in CiNii:1

    • Automatic Parallelization of Small Point FFT on Multicore Processor (2014)
  • KASAHARA Hironori ID: 1000030152622

    Articles in CiNii:275

    • ICS'96参加報告 (1996)
    • Hybrid Finite Element and Boundary Element Method for Electro-magnetic Field Analysis (1998)
    • Parallel Processing in Real-Time Systems (1992)
  • KASAHARA Hironori ID: 9000004804136

    Department of Electrical, Electronics and Computer Engineering, Waseda University (1997 from CiNii)

    Articles in CiNii:1

    • Data-Localization Scheduling inside Processor-Cluster for Multigrain Parallel Processing (1997)
  • KASAHARA Hironori ID: 9000004890201

    The authors are with Advanced Parallelizing Compiler Project (2003 from CiNii)

    Articles in CiNii:1

    • Multigrain Parallel Processing on Compiler Cooperative OSCAR Chip Multiprocessor Architecture (2003)
  • KASAHARA Hironori ID: 9000017683324

    Waseda University (2011 from CiNii)

    Articles in CiNii:2

    • Power-Aware Compiler Controllable Chip Multiprocessor (2008)
    • A 45-nm 37.3GOPS/W Heterogeneous Multi-Core SOC with 16/32 Bit Instruction-Set General-Purpose Core (2011)
  • KASAHARA Hironori ID: 9000020503032

    School of Science and Engineering, Waseda University (1984 from CiNii)

    Articles in CiNii:1

    • Parallel processing scheme for robot control computation using multi-processor scheduling algorithm. (1984)
  • KASAHARA Hironori ID: 9000020539700

    早稲田大学理工学部 (1988 from CiNii)

    Articles in CiNii:1

    • Perspective on advanced parallel processing system for robotics. (1988)
  • KASAHARA Hironori ID: 9000046247357

    Faculty of Science and Engineering, Waseda University (2008 from CiNii)

    Articles in CiNii:1

    • An Evaluation of Barrier Synchronization Mechanism Considering Hierarchical Processor Grouping (2008)
  • KASAHARA Hironori ID: 9000046251683

    Department of Computer Science and Engineering, Waseda University (2008 from CiNii)

    Articles in CiNii:1

    • Automatic Parallelization of Restricted C Programs using Pointer Analysis (2008)
  • KASAHARA Hironori ID: 9000107382045

    Articles in CiNii:1

    • An Evaluation of Barrier Synchronization Mechanism Considering Hierarchical Processor Grouping (2008)
  • 1 / 2
Page Top