Search Results1-20 of  38

  • 1 / 2
  • KOHIRA Yukihide ID: 9000001620096

    School of Computer Science and Engineering, the University of Aizu (2011 from CiNii)

    Articles in CiNii:6

    • A Fast Gate-Level Register Relocation Method for Circuit Size Reduction in General-Synchronous Framework (2008)
    • A Fast Clock Scheduling for Peak Power Reduction in LSI (2008)
    • CAFE Router : A Fast Connectivity Aware Multiple Nets Routing Algorithm for Routing Grid with Obstacles (2010)
  • KOHIRA Yukihide ID: 9000004270153

    Articles in CiNii:61

    • An Efficient Congested Area Specification and Congestion Relaxation by 45 Degree Line for Single Layer Printed Circuit Board Rouitng (2010)
    • Process Variation-aware Model-based OPC using 0-1 Quadratic Programming (2018)
    • Mask Optimization Considering Process Variation by Subgradient Method (2019)
  • KOHIRA Yukihide ID: 9000017689423

    Department of Communications and Integrated Systems, Tokyo Institute of Technology (2009 from CiNii)

    Articles in CiNii:1

    • Minimization of Delay Insertion in Clock Period Improvement in General-Synchronous Framework (2009)
  • KOHIRA Yukihide ID: 9000017689923

    School of Computer Science and Engineering, the University of Aizu (2009 from CiNii)

    Articles in CiNii:1

    • A Fast Longer Path Algorithm for Routing Grid with Obstacles Using Biconnectivity Based Length Upper Bound (2009)
  • KOHIRA Yukihide ID: 9000017689936

    School of Computer Science and Engineering, the University of Aizu (2009 from CiNii)

    Articles in CiNii:1

    • MILP-Based Efficient Routing Method with Restricted Route Structure for 2-Layer Ball Grid Array Packages (2009)
  • KOHIRA Yukihide ID: 9000018726909

    School of Computer Science and Engineering, the University of Aizu (2012 from CiNii)

    Articles in CiNii:3

    • An Effective Overlap Removable Objective for Analytical Placement (2011)
    • An Acceleration method by GPGPU for Analytical Placement using Quasi-Newton Method (2012)
    • An Acceleration method by GPGPU for Analytical Placement using Quasi-Newton Method (2012)
  • KOHIRA Yukihide ID: 9000241153739

    School of Computer Science, the University of Aizu (2015 from CiNii)

    Articles in CiNii:3

    • A Delay Tuning Method of Programmable Delay Element with Two Delay Values Yield Improvement (2012)
    • A Delay Tuning Method of Programmable Delay Element with Two Delay Values Yield Improvement (2012)
    • Area Minimization of One-Dimensional Layout for MOS Circuits by SAT Solver and Simulated Annealing (2015)
  • KOHIRA Yukihide ID: 9000244007681

    School of Computer Science and Engineering, the University of Aizu (2013 from CiNii)

    Articles in CiNii:1

    • A Longest Path Algorithm for Differential Pair Net Considering Connectivity (2013)
  • KOHIRA Yukihide ID: 9000263066506

    The University of Aizu (2013 from CiNii)

    Articles in CiNii:1

    • An Effective Overlap Removable Objective for Analytical Placement (2013)
  • KOHIRA Yukihide ID: 9000272647903

    School of Computer Science, the University of Aizu (2014 from CiNii)

    Articles in CiNii:1

    • Implementation of General-Synchronous Circuits into FPGA using Multi-Domain Clock Skew Scheduling (2014)
  • KOHIRA Yukihide ID: 9000272999780

    University of Aizu (2014 from CiNii)

    Articles in CiNii:1

    • 2-SAT Based Linear Time Optimum Two-Domain Clock Skew Scheduling in General-Synchronous Framework (2014)
  • KOHIRA Yukihide ID: 9000272999784

    University of Aizu (2014 from CiNii)

    Articles in CiNii:1

    • A Tuning Method of Programmable Delay Element with an Ordered Finite Set of Delays for Yield Improvement (2014)
  • KOHIRA Yukihide ID: 9000282785460

    School of Computer Science, the University of Aizu (2013 from CiNii)

    Articles in CiNii:1

    • A Tuning Method of Programmable Delay Element with an Ordered Finite Set of Delay Values for Yield Improvement (2013)
  • KOHIRA Yukihide ID: 9000283636450

    University of Aizu (2012 from CiNii)

    Articles in CiNii:1

    • International Conference Report:Asia and South Pacific Design Automation Conference (2012)
  • KOHIRA Yukihide ID: 9000285079007

    School of Computer Science, the University of Aizu (2013 from CiNii)

    Articles in CiNii:1

    • A Tuning Method of Programmable Delay Element with an Ordered Finite Set of Delay Values for Yield Improvement (2013)
  • KOHIRA Yukihide ID: 9000304696123

    The University of Aizu (2014 from CiNii)

    Articles in CiNii:5

    • Development of a Sensor Network to Measure Snow Depth using Arduino (2014)
    • Development of a Sensor Network to Measure Snow Depth using Arduino (2014)
    • Development of a Sensor Network to Measure Snow Depth using Arduino (2014)
  • KOHIRA Yukihide ID: 9000308048672

    School of Computer Science, the University of Aizu (2014 from CiNii)

    Articles in CiNii:1

    • Technology Mapping Method for Low Power Consumption and High Performance in General-Synchronous Framework (2014)
  • KOHIRA Yukihide ID: 9000309984301

    School of Computer Science, the University of Aizu (2014 from CiNii)

    Articles in CiNii:1

    • Technology Mapping Method for Low Power Consumption and High Performance in General-Synchronous Framework (2014)
  • KOHIRA Yukihide ID: 9000326649273

    University of Aizu (2016 from CiNii)

    Articles in CiNii:1

    • Technology Mapping Method Using Integer Linear Programming for Low Power Consumption and High Performance in General-Synchronous Framework (2016)
  • KOHIRA Yukihide ID: 9000403156767

    University of Aizu (2019 from CiNii)

    Articles in CiNii:1

    • Clustering Method for Reduction of Area and Power Consumption on Post-Silicon Delay Tuning (2019)
  • 1 / 2
Page Top