A Jitter Less VCO Model in PLL for EMTP Simulation

Access this Article

Search this Article

Author(s)

Abstract

PLL is used to synchronize the phase of an inverter AC output with that of an utility AC. The dynamic PLL behavior must be accurately simulated for it governs the control performance of an inverter. The VCO part of a PLL conventionally consists of an integrator, which is reset at the instant when it exceeds 2π. A numerical simulation, such as an EMTP simulation, with a fixed time step calculation cannot detect these accurate reset timings. This inconsistency in reset timing induces a phase jitter. The phase error, due to jitter, becomes a severe problem when a large time step is employed to simulate long period phenomena, and the inverter is modeled by the state-space averaging method. This paper proposes a jitter less VCO model for EMTP simulation. The phase jitter of the proposed VCO model is completely suppressed, regardless of the time step length. The improvements are confirmed through EMTP simulations.

Journal

  • IEEJ Transactions on Power and Energy

    IEEJ Transactions on Power and Energy 124(11), 1381-1382, 2004-11-01

    The Institute of Electrical Engineers of Japan

References:  5

Codes

Page Top