Architecture for High Speed Learning of Neural Network using Genetic Algorithm
-
- Yoshikawa Masaya
- Department of VLSI System Design, College of Science and Engineering, Ritsumeikan University
-
- Terai Hidekazu
- Department of VLSI System Design, College of Science and Engineering, Ritsumeikan University
Bibliographic Information
- Other Title
-
- 進化的手法による高速学習を実現する専用エンジンアーキテクチャ
- シンカテキ シュホウ ニ ヨル コウソク ガクシュウ オ ジツゲン スル センヨウ エンジンアーキテクチャ
Search this article
Abstract
This paper discusses the architecture for high speed learning of Neural Network (NN) using Genetic Algorithm (GA). The proposed architecture prevents local minimum by using the GA characteristic of holding several individual populations for a population-based search and achieves high speed processing adopting dedicated hardware. To keep general purpose equal software processing, the proposed architecture can be flexible genetic operations on GA and is introduced both Sigmoid function and Heaviside function on NN. Furthermore, the proposed architecture is not optimized only the pipeline at evaluation phase on NN, but also optimized hierarchic pipelines on the whole at evolutionary phase. We have done the simulation, verification and logic synthesis using library of 0.35μm CMOS standard cell. Simulation results evaluating the proposed architecture show to achieve 22 times speed on average compared with software processing.
Journal
-
- IEEJ Transactions on Electronics, Information and Systems
-
IEEJ Transactions on Electronics, Information and Systems 125 (5), 732-741, 2005
The Institute of Electrical Engineers of Japan
- Tweet
Keywords
Details 詳細情報について
-
- CRID
- 1390282679582643200
-
- NII Article ID
- 10015518196
-
- NII Book ID
- AN10065950
-
- ISSN
- 13488155
- 03854221
-
- NDL BIB ID
- 7342064
-
- Text Lang
- ja
-
- Data Source
-
- JaLC
- NDL
- Crossref
- CiNii Articles
- KAKEN
-
- Abstract License Flag
- Disallowed