動的再構成可能プロセッサ Vulcan の評価  [in Japanese] A Study of the Dynamically Reconfigurable Processor Vulcan  [in Japanese]

Search this Article

Author(s)

Journal

  • 電子情報通信学会技術研究報告. VLD, VLSI設計技術

    電子情報通信学会技術研究報告. VLD, VLSI設計技術 105(513), 61-65, 2006-01-10

References:  7

  • <no title>

    IPLEX社

    http://wwww.ipflex.com/

    Cited by (1)

  • <no title>

    ALTERA社

    http://www.altera.com/

    Cited by (1)

  • Advanced Encryption Standard(AES)

    NIST

    http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf,Nov.2001

    Cited by (1)

  • <no title>

    SimpleScalar LLC

    http://www.simplescalar

    Cited by (1)

  • Redefis : A SoC Design Platform  [in Japanese]

    SHUTO Makoto , MATSUO Takuma , HASHINAGA Toshihiko , MORIE Yoshiyuki , GAUTHIER Lovic , MURAKAMI Kazuaki

    IEICE technical report. Computer systems 104(475), 7-12, 2004-12-01

    References (8) Cited by (7)

  • Vulcan : An example of Redefis  [in Japanese]

    HASHINAGA Toshihiko , SHUTO Makoto , MATSUO Takuma , MORIE Yoshiyuki , GAUTHIER Lovic , MURAKAMI Kazuaki

    IEICE technical report. Computer systems 104(475), 13-18, 2004-12-01

    References (4) Cited by (9)

  • Development Environment for Redefis  [in Japanese]

    MATSUO Takuma , SHUTO Makoto , HASHINAGA Toshihiko , MORIE Yoshiyuki , GAUTHIER Lovic , MURAKAMI Kazuaki

    IEICE technical report. Computer systems 104(475), 19-24, 2004-12-01

    References (5) Cited by (9)

Codes

  • NII Article ID (NAID)
    10017303633
  • NII NACSIS-CAT ID (NCID)
    AN10013323
  • Text Lang
    JPN
  • Article Type
    ART
  • Data Source
    CJP 
Page Top