Formal Sequential Equivalence Checking of Digital Systems by Symbolic Simulation
収録刊行物
-
- PhD thesis, Darmstadt University of Technology and Universite Joseph Fourier
-
PhD thesis, Darmstadt University of Technology and Universite Joseph Fourier 2000