An Asynchronous FPGA Based on LEDR/4-Phase-Dual-Rail Hybrid Architecture
-
- ISHIHARA Shota
- Graduate School of Information Sciences, Tohoku University
-
- KOMATSU Yoshiya
- Graduate School of Information Sciences, Tohoku University
-
- HARIYAMA Masanori
- Graduate School of Information Sciences, Tohoku University
-
- KAMEYAMA Michitaka
- Graduate School of Information Sciences, Tohoku University
Search this article
Abstract
This paper presents an asynchronous FPGA that combines 4-phase dual-rail encoding and LEDR (Level-Encoded Dual-Rail) encoding. 4-phase dual-rail encoding is employed to achieve small area and low power for function units, while LEDR encoding is employed to achieve high throughput and low power for the data transfer using programmable interconnection resources. Area-efficient protocol converters and their control circuits are also proposed in transistor-level implementation. The proposed FPGA is designed using the e-Shuttle 65nm CMOS process. Compared to the 4-phase-dual-rail-based FPGA, the throughput is increased by 69% with almost the same transistor count. Compared to the LEDR-based FPGA, the transistor count is reduced by 47% with almost the same throughput. In terms of power consumption, the proposed FPGA achieves the lowest power compared to the 4-phase-dual-rail-based and the LEDR-based FPGAs. Compared to the synchronous FPGA, the proposed FPGA has lower power consumption when the workload is below 35%.
Journal
-
- IEICE Transactions on Electronics
-
IEICE Transactions on Electronics E93-C (8), 1338-1348, 2010
The Institute of Electronics, Information and Communication Engineers
- Tweet
Keywords
Details 詳細情報について
-
- CRID
- 1390282679352317824
-
- NII Article ID
- 10027366062
-
- NII Book ID
- AA10826283
-
- ISSN
- 17451353
- 09168524
-
- Text Lang
- en
-
- Data Source
-
- JaLC
- Crossref
- CiNii Articles
- KAKEN
-
- Abstract License Flag
- Disallowed