Numerical Modeling of Through Silicon Via (TSV) Stacked Module with Micro Bump Interconnect for Biomedical Device
収録刊行物
-
- EPTC, December 2010
-
EPTC, December 2010 195-200, 2010