A Low-Power Multi-Phase Oscillator with Transfer Gate Phase Coupler Enabling Even-Numbered Phase Output
-
- KONISHI Toshihiro
- Department of Computer Science and Systems Engineering, Kobe University
-
- LEE Hyeokjong
- Department of Computer Science and Systems Engineering, Kobe University
-
- IZUMI Shintaro
- Department of Computer Science and Systems Engineering, Kobe University
-
- TAKEUCHI Takashi
- Department of Computer Science and Systems Engineering, Kobe University
-
- YOSHIMOTO Masahiko
- Department of Computer Science and Systems Engineering, Kobe University
-
- KAWAGUCHI Hiroshi
- Department of Computer Science and Systems Engineering, Kobe University
この論文をさがす
抄録
We propose a transfer gate phase coupler for a low-power multi-phase oscillator (MPOSC). The phase coupler is an nMOS transfer gate, which does not waste charge to the ground and thus achieves low power. The proposed MPOSC can set the number of outputs to an arbitrary number. The test circuit in a 180-nm process and a 65-nm process exhibits 20 phases, including 90° different angles. The designs in a 180-nm CMOS process and a 65-nm CMOS process were fabricated to confirm its process scalability; in the respective designs, we observed 36.6% and 38.3% improvements in a power-delay products, compared with the conventional MPOSCs using inverters and nMOS latches. In a 65-nm process, the measured DNL and 3σ period jitter are, respectively, less than ±1.22° and 5.82ps. The power is 284µW at 1.85GHz.
収録刊行物
-
- IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
-
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E94-A (12), 2701-2708, 2011
一般社団法人 電子情報通信学会
- Tweet
キーワード
詳細情報 詳細情報について
-
- CRID
- 1390282681288113920
-
- NII論文ID
- 10030533920
-
- NII書誌ID
- AA10826239
-
- ISSN
- 17451337
- 09168508
-
- HANDLE
- 20.500.14094/90002968
-
- 本文言語コード
- en
-
- データソース種別
-
- JaLC
- IRDB
- Crossref
- CiNii Articles
-
- 抄録ライセンスフラグ
- 使用不可