A 0.5 V 100 MHz PD-SOI SRAM with enhanced read stability and write margin by asymmetric MOSFET and forward body bias
収録刊行物
-
- IEEE ISSCC Dig. Tech. Papers, 2010
-
IEEE ISSCC Dig. Tech. Papers, 2010 356-357, 2010