Suppression of gate-induced drain leakage by optimization of junction profiles in 22 nm and 32 nm SOInFETs
収録刊行物
-
- Solid-State Electronics
-
Solid-State Electronics 54 (2), 115-233, 2009