Generation of Diagnostic Tests for Transition Faults Using a Stuck-At ATPG Tool
-
- HIGAMI Yoshinobu
- the Graduate School of Science and Engineering, Ehime University
-
- OHNO Satoshi
- the Graduate School of Science and Engineering, Ehime University
-
- YAMAOKA Hironori
- the Graduate School of Science and Engineering, Ehime University
-
- TAKAHASHI Hiroshi
- the Graduate School of Science and Engineering, Ehime University
-
- SHIMIZU Yoshihiro
- STARC (Semiconductor Technology Academic Research Center)
-
- AIKYO Takashi
- STARC (Semiconductor Technology Academic Research Center)
Access this Article
Search this Article
Author(s)
-
- HIGAMI Yoshinobu
- the Graduate School of Science and Engineering, Ehime University
-
- OHNO Satoshi
- the Graduate School of Science and Engineering, Ehime University
-
- YAMAOKA Hironori
- the Graduate School of Science and Engineering, Ehime University
-
- TAKAHASHI Hiroshi
- the Graduate School of Science and Engineering, Ehime University
-
- SHIMIZU Yoshihiro
- STARC (Semiconductor Technology Academic Research Center)
-
- AIKYO Takashi
- STARC (Semiconductor Technology Academic Research Center)
Abstract
In this paper, we propose a test generation method for diagnosing transition faults. The proposed method assumes launch on capture test, and it generates test vectors for given fault pairs using a stuck-at ATPG tool so that they can be distinguished. If a given fault pair is indistinguishable, it is identified, and thus the proposed method achieves a complete diagnostic test generation. The conditions for distinguishing a fault pair are carefully considered, and they are transformed into the conditions of the detection of a stuck-at fault, and some additional logic gates are inserted in a CUT during the test generation process. Experimental results show that the proposed method can generate test vectors for distinguishing the fault pairs that are not distinguished by commercial tools, and also identify indistinguishable fault pairs.
Journal
-
- IEICE Transactions on Information and Systems
-
IEICE Transactions on Information and Systems 95(4), 1093-1100, 2012-04-01
The Institute of Electronics, Information and Communication Engineers
References: 14
-
1
- Implication and evaluation techniques for proving fault equivalence
-
AMYEEN M.
Proc. VLSI Test Symp., 1999, 201-207, 1999
Cited by (1)
-
2
- Exclusive test and its applications to fault diagnosis
-
BAIK D. H.
Proc. Int. Conf. on VLSI Design, Jan. 2003, 143-148, 2003
Cited by (1)
-
3
- A diagnostic test pattern generation algorithm
-
CAMURATI P.
Proc. Int. Test Conf., 1990, 52-58, 1990
Cited by (1)
-
4
- Diagnostic fault equivalence identification using redundancy information and structural analysis
-
HARTANTO I.
Proc. Int. Test Conf., 1996, 294-302, 1996
Cited by (1)
-
5
- DIATEST : A Fast diagnostic test pattern generator for combnational circuits
-
GRUNING T.
Dig. Int. Conf. on Computer-Aided Design, 1991, 194-197, 1991
Cited by (1)
-
6
- Diagnostic test generation based on subsets of faults
-
POMERANZ I.
Proc. European Test Symposium, 2007, 151-158, 2007
Cited by (1)
-
7
- Testing for, and distinguishing between failures
-
SAVIR J.
Proc. Int. Symp. on Fault-Tolerant Comp., 1982, 165-172, 1982
Cited by (1)
-
8
- Concurrent execution of diagnostic fault simulation and equivalence identification during diagnostic test generation
-
YU X.
Proc. VLSI Test Symp., 2003, 351-356, 2003
Cited by (1)
-
9
- A diagnostic atpg for delay faults based on genetic algorithms
-
GIRARD P.
Proc. Int. Test Conf., 1996, 286-293, 1996
Cited by (1)
-
10
- Diagnoslic test generation for arbitrary faults
-
BHATTI N. K.
Proc. Int. Test Conf., 2006, 2006
Cited by (1)
-
11
- Diagnostic test generation for transitin faults using a stuck-at ATPG tool
-
HIGAMI Y.
Proc. Int. Test Conf., 2009, 2009
Cited by (1)
-
12
- A framework of high-quality transition fault ATPG for scan circuits
-
KAJIHARA S.
Proc. Int. Test Conf., 2006, 2006
Cited by (1)
-
13
- Increasing defect coverage by generating test vectors for stuck-open faults
-
HIGAMI Y.
Proc. Asian Test Symp., 2008, 97-102, 2008
Cited by (1)
-
14
- Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits
-
KAJIHARA S.
IEEE Trans. Computer - Aided Design of Integrated Circuits and Systems 14(12), 1496-1504, 1995
DOI Cited by (56)