A Ring-VCO-Based Injection-Locked Frequency Multiplier with Novel Pulse Generation Technique in 65nm CMOS

  • LEE Sangyeop
    Solutions Research Laboratory, Tokyo Institute of Technology
  • KANEMARU Norifumi
    Solutions Research Laboratory, Tokyo Institute of Technology
  • IKEDA Sho
    Solutions Research Laboratory, Tokyo Institute of Technology
  • KAMIMURA Tatsuya
    Solutions Research Laboratory, Tokyo Institute of Technology
  • TANOI Satoru
    Solutions Research Laboratory, Tokyo Institute of Technology
  • ITO Hiroyuki
    Solutions Research Laboratory, Tokyo Institute of Technology
  • ISHIHARA Noboru
    Solutions Research Laboratory, Tokyo Institute of Technology
  • MASU Kazuya
    Solutions Research Laboratory, Tokyo Institute of Technology

この論文をさがす

抄録

This paper proposes a low-phase-noise ring-VCO-based frequency multiplier with a new subharmonic direct injection locking technique that only uses a time-delay cell and four MOS transistors. Since the proposed technique behaves as an exclusive OR and can double the reference signal frequency, it increases phase correction points and achieves low phase noise characteristic across the wide output frequency range. The frequency multiplier was fabricated by using 65nm Si CMOS process. Measured 1-MHz-offset phase noise at 6.34GHz with reference signals of 528MHz was -119dBc/Hz.

収録刊行物

被引用文献 (1)*注記

もっと見る

参考文献 (25)*注記

もっと見る

関連プロジェクト

もっと見る

詳細情報 詳細情報について

問題の指摘

ページトップへ