A Second-Order All-Digital TDC with Low-Jitter Frequency Shift Oscillators and Dynamic Flipflops

DOI HANDLE Web Site 被引用文献2件 参考文献13件 オープンアクセス
  • KONISHI Toshihiro
    Department of Computer Science and Systems Engineering, Kobe University
  • OKUNO Keisuke
    Department of Computer Science and Systems Engineering, Kobe University
  • IZUMI Shintaro
    Department of Computer Science and Systems Engineering, Kobe University
  • YOSHIMOTO Masahiko
    Department of Computer Science and Systems Engineering, Kobe University
  • KAWAGUCHI Hiroshi
    Department of Computer Science and Systems Engineering, Kobe University

この論文をさがす

抄録

We present a small-area second-order all-digital time-to-digital converter (TDC) with two frequency shift oscillators (FSOs) comprising inverter chains and dynamic flipflops featuring low jitter. The proposed FSOs can maintain their phase states through continuous oscillation, unlike conventional gated ring oscillators (GROs) that are affected by transistor leakage. Our proposed FSOTDC is more robust and is eligible for all-digital TDC architectures in recent leaky processes. Low-jitter dynamic flipflops are adopted as a quantization noise propagator (QNP). A frequency mismatch occurring between the two FSOs can be canceled out using a least mean squares (LMS) filter so that second-order noise shaping is possible. In a standard 65-nm CMOS process, an SNDR of 61dB is achievable at an input bandwidth of 500kHz and a sampling rate of 16MHz, where the respective area and power are 700µm2 and 281µW.

収録刊行物

被引用文献 (2)*注記

もっと見る

参考文献 (13)*注記

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ