70-Gbit/s Multiplexer and 50-Gbit/s Decision IC Modules Using InAlAs/InGaAs/InP HEMTs
-
- MURATA Koichi
- NTT Network Innovation Laboratories
-
- OTSUJI Taiichi
- NTT Network Innovation Laboratories
-
- SANO Eiichi
- NTT Network Innovation Laboratories
-
- KIMURA Shunji
- NTT Network Innovation Laboratories
-
- YAMANE Yasuro
- NTT Photonics Laboratories
Search this Article
Author(s)
-
- MURATA Koichi
- NTT Network Innovation Laboratories
-
- OTSUJI Taiichi
- NTT Network Innovation Laboratories
-
- SANO Eiichi
- NTT Network Innovation Laboratories
-
- KIMURA Shunji
- NTT Network Innovation Laboratories
-
- YAMANE Yasuro
- NTT Photonics Laboratories
Abstract
The authors report ultra-high-speed digital IC modules that use 0.1-μm InAlAs / InGaAs / InP HEMTs for broadband optical fiber communication systems. The multiplexer IC module operated at up to 70 Gbit / s, and error-free operation of the decision IC module was confirmed at 50 Gbit / s. The speed of each module is the fastest yet reported for its kind.
Journal
-
- IEICE Trans. on Electron., C
-
IEICE Trans. on Electron., C 83(7), 1166-1169, 2000-07-25
The Institute of Electronics, Information and Communication Engineers
References: 11
-
1
- Disperison-compensation-free 400-Gbit/s (10-channel × 40-Gbit/s) transmission experiment using zero-disperison-flattened transmission line
-
YONENAGA K.
OECC'98, 6-7, 1998
Cited by (1)
-
2
- 320-Gbit/s (8 × 40-Gbit/s) WDM field experiment over 281-km installed dispersion-shifted fiber using carrier-suppressed return-to-zero pulse format
-
MIYAMOTO Y.
OECC'99, 5-8, 1998
Cited by (1)
-
3
- 0.1μm InAlAs/InGaAs HEMT with an InP-recess-etch stopper grown by MOCVD
-
ENOKI T.
Int. Conf. on Indium Phosphide and Related Materials. Conf. Proc., 81-88, 1995
Cited by (1)
-
4
- Optical repeater circuit design based on InAlAs/InGaAs HEMT digital IC technology
-
YONEYAMA M.
IEEE Trans. Microw. Theory Tech. 45(12), 2274-2282, 1997
Cited by (25)
-
5
- 3.2Tbit/s (80 × 40-Gbit/s) bidirectional WDM/ETDM transmission over 40 km standard single mode fibre
-
SCHEERER C.
IEE Electron. Lett. 35(20), 1752-1753, 1999
Cited by (5)
-
6
- 45 Gbit/s decision IC using InAlAs/InGaAs/InP HEMTs
-
MURATA K.
IEE Electron. Lett. 35(16), 1379-1380, 1999
Cited by (10)
-
7
- 60Gbit/s time-division multiplexer in SiGe-bipolar technology with special regard to mounting and measuring technique
-
MOLLER M.
IEE Electron. Lett. 33(8), 679-680, 1997
Cited by (4)
-
8
- An 80-Gbit/s Multiplexer IC Using InAlAs/InGaAs/InP HEMT's
-
OTSUJI T.
IEEE J. Solid-State Circuits 33(9), 1321-1327, 1998
Cited by (20)
-
9
- A super-dynamic flip-flop circuit for broad-band applications up to 24Gb/s utilizing production-level 0.2-μm GaAs MESFET's
-
OTSUJI T.
IEEE J. Solid-State Circuits 32(9), 1357-1362, 1997
Cited by (8)
-
10
- Ultra-high-speed InAlAs/InGaAs HEMT ICs using pn-level-shift diodes
-
ENOKI T.
Tech. Digest Int'l Electron Device Meet, 193-196, 1995
Cited by (13)
-
11
- New Module Structure Using Flip-Chip Technology for High-Speed Optical Communication ICs
-
YAMAGUCHI S.
IEEE MTT-S IMS Digest, 1996, 1996
Cited by (20)
Cited by: 14
-
1
- Trends in ultrahigh-speed-semiconductor IC design and new optoelectronic approaches [in Japanese]
-
OTSUJI Taiichi
應用物理 71(11), 1352-1356, 2002-11-10
References (20)
-
2
- 100-Gbit/s 2 : 1 Multiplexer and 80-Gbit/s D-FF in InP HEMT Technology [in Japanese]
-
SUZUKI Toshihide , NAKASHA Yasuhiro , TAKAHASHI Tsuyoshi , SAWADA Ken , MAKIYAMA Kozo , HIROSE Tatsuya , HARA Naoki , TAKIKAWA Masahiko
電子情報通信学会技術研究報告. ED, 電子デバイス 103(436), 15-20, 2003-11-10
References (9)
-
3
- A 120-Gbit/s 1.27-W 520-mVpp 2:1 Multiplexer IC Using Self-Aligned InP/InGaAs/InP DHBTs with Emitter Mesa Passivation
-
ARAYASHIKI Yutaka , OHKUBO Yukio , MATSUMOTO Taisuke , AMANO Yoshiaki , TAKAGI Akio , MATSUOKA Yutaka
IEICE Transactions on Electronics 93(8), 1273-1278, 2010-08-01
J-STAGE References (17) Cited by (1)
-
4
- Suppression of Drain Conductance in InP-based HEMTs by Eliminating Hole Accumulation [in Japanese]
-
ARAI Tomoyuki , SAWADA Ken , OKAMOTO Naoya , MAKIYAMA Kozo , TAKAHASHI Tsuyoshi , HARA Naoki
IEICE technical report. Component parts and materials 102(366), 13-18, 2002-10-04
References (21)
-
5
- A Fully Monolithic Integrated 43-Gbit/s Clock and Data Recovery Circuit Using InAlAs/InGaAs/InP HEMTs
-
MURATA Koichi , SANO Kimikazu , SANO Eiichi , SUGITANI Suehiro , ENOKI Takatomo
Extended abstracts of the ... Conference on Solid State Devices and Materials 2001, 370-371, 2001-09-25
References (9)
-
6
- 100-Gbit/s 2:1 Multiplexer and 80-Gbit/s D-FF in InP HEMT Technology [in Japanese]
-
SUZUKI Toshihide , NAKASHA Yasuhiro , TAKAHASHI Tsuyoshi , SAWADA Ken , MAKIYAMA Kozo , HIROSE Tatsuya , HARA Naoki , TAKIKAWA Masahiko
電気学会研究会資料. EDD, 電子デバイス研究会 2003(71), 15-20, 2003-11-17
References (9)
-
7
- 100-Gbit/s Logic IC using InP HEMTs [in Japanese]
-
MURATA Koichi , SANO Kimikazu , KITABAYASHI Hiroto , SUGITANI Suehiro , SUGAHARA Hirohiko , ENOKI Takatomo
電気学会研究会資料. EDD, 電子デバイス研究会 2003(32), 23-27, 2003-03-06
References (8)
-
8
- A Fully Monolithic Integrated 43-Gbit/s Clock and Data Recovery Circuit in InP HEMT Technology [in Japanese]
-
MURATA Koichi , SANO Kimikazu , SUGITANI Suehiro , ENOKI Takatomo
電気学会研究会資料. EDD, 電子デバイス研究会 2002(46), 31-35, 2002-03-07
References (10) Cited by (1)
-
9
- High-Bitrate-Measurement-System-Oriented Lower-Jitter 113-Gbit/s 2:1 Multiplexer and 1:2 Demultiplexer Modules Using 1-μm Inp/InGaAs/InP Double Heterojunction Bipolar Transistors
-
ARAYASHIKI Yutaka , KAMIZONO Takashi , OHKUBO Yukio , MATSUMOTO Taisuke , AMANO Yoshiaki , MATSUOKA Yutaka
IEICE Transactions on Electronics 96(6), 912-919, 2013-06-01
J-STAGE References (26)
-
10
- Ultrahigh-speed IC Technologies for 40-Gbit/s Optical Communication Systems [in Japanese]
-
MURATA Koichi , SIBATA Tsugumichi
The Journal of the Institute of Electronics, Information and Communication Engineers 86(8), 646-652, 2003-08-01
References (30)
-
11
- 100-Gbit/s 2 : 1 Multiplexer and 80-Gbit/s D-FF in InP HEMT Technology [in Japanese]
-
SUZUKI Toshihide , NAKASHA Yasuhiro , TAKAHASHI Tsuyoshi , SAWADA Ken , MAKIYAMA Kozo , HIROSE Tatsuya , HARA Naoki , TAKIKAWA Masahiko
IEICE technical report. Microwaves 103(438), 15-20, 2003-11-10
References (9)
-
12
- 100-Gbit/s Logic IC using InP HEMTs [in Japanese]
-
MURATA Koichi , SANO Kimikazu , KITABAYASHI Hiroto , SUGITANI Suehiro , SUGAHARA Hirohiko , ENOKI Takatomo
IEICE technical report. Electron devices 102(556), 19-24, 2003-01-09
References (7)
-
13
- Suppression of Drain Conductance in InP-based HEMTs by Eliminating Hole Accumulation [in Japanese]
-
ARAI Tomoyuki , SAWADA Ken , OKAMOTO Naoya , MAKIYAMA Kozo , TAKAHASHI Tsuyoshi , HARA Naoki
IEICE technical report. Electron devices 102(364), 13-18, 2002-10-04
References (21)
-
14
- 100-Gbit/s Logic IC using InP HEMTs [in Japanese]
-
MURATA Koichi , SANO Kimikazu , KITABAYASHI Hiroto , SUGITANI Suehiro , SUGAHARA Hirohiko , ENOKI Takatomo
IEICE technical report. Microwaves 102(558), 19-24, 2003-01-09
References (7)