組合せ回路における冗長故障の判定法に関する考察 [in Japanese] A Study for Identification of Redundant Faults in Combinational Circuits [in Japanese]
-
- 南山 哲郎 MINAMIYAMA Tetsuro
- 愛媛大学大学院理工学研究科 Graduate School of Science and Engineering, Ehime University
-
- 高松 雄三 TAKAMATSU Yuzo
- 愛媛大学工学部情報工学科 Faculty of Engineering, Ehime University
Search this Article
Author(s)
-
- 南山 哲郎 MINAMIYAMA Tetsuro
- 愛媛大学大学院理工学研究科 Graduate School of Science and Engineering, Ehime University
-
- 高松 雄三 TAKAMATSU Yuzo
- 愛媛大学工学部情報工学科 Faculty of Engineering, Ehime University
Abstract
効率の良い冗長故障の判定法はテスト生成において有用である.筆者らは先に小論で, FIREアルゴリズム[12], [13]の分岐元信号線に対する処理と目標故障の解析からなる組合せ回路の冗長故障の判定法を提案した[17].しかしながら, 提案した方法はFIREより多くの冗長故障を判定するが, その処理時間に問題が残っていた.本論文では, 更に多くの冗長故障を判定するため, 目標故障の解析における含意操作を強化し, また処理の高速化を行うため, 分岐元信号線に対する処理と目標故障の解析に並列含意操作を導入する.次に提案する手法をプログラム化してベンチマーク回路に適用し, その有効性を評価する.実験結果は, 提案する手法が従来の手法より多くの冗長故障を高速に判定できることを示している.
Journal
-
- The Transactions of the Institute of Electronics,Information and Communication Engineers.
-
The Transactions of the Institute of Electronics,Information and Communication Engineers. 00081(00010), 1149-1156, 1998-10
The Institute of Electronics, Information and Communication Engineers
References: 20
-
1
- Recursive learning : An attractive alternative to the decision tree for test generation in digital circuits
-
KUNZ W.
Proc. ITC 1992, 816-825, 1992
Cited by (1)
-
2
- <no title>
-
当麻喜弘
フォールトトレラントシステム論, 82-91, 1990
Cited by (1)
-
3
- Identification of undetectable faults in combinational circuits
-
HARIHARA M.
Proc. ICCD, 290-293, 1989
Cited by (1)
-
4
- Redundancy removal and simplification of combinational circuits
-
MENON P. R.
Proc. VTS, 268-273, 1992
Cited by (1)
-
5
- One-pass redundancy identification and removal
-
ABRAMOVICI M.
Proc. ITC 1992, 807-815, 1992
Cited by (1)
-
6
- Low-cost redundancy identification for combinational circuits
-
IYER M. A.
Proc. VLSI Design, 315-318, 1994
Cited by (1)
-
7
- Redundancy identification using transitive closure
-
AGRAWAL V. D.
Proc. ATS'96, 4-9, 1996
Cited by (1)
-
8
- Static logic implication with application to redundancy identification
-
ZHAO J. -K.
Proc. VTS 1997, 288-293, 1997
Cited by (1)
-
9
- SOCRATES : A highly efficient automatic test pattern generation system
-
SCHULZ M. H.
Proc. 1987 ITC, 1016-1026, 1987
Cited by (1)
-
10
- PROOFS : A fast, memory efficient sequential circuit fault simulator
-
NIERMANN T. M.
Proc. 27th DAC, 535-540, 1990
Cited by (2)
-
11
- Redundancy Identification for Combinational Circuits [in Japanese]
-
MINAMIYAMA Tetsuro , TAKAMATSU Yuzo
The Transactions of the Institute of Electronics,Information and Communication Engineers. 00080(00005), 456-459, 1997-05-25
References (5) Cited by (1)
-
12
- Fast Redundancy Identification for Combinational Circuits [in Japanese]
-
Minamiyama Tetsuro , Takamatsu Yuzo
Technical report of IEICE. FTS, FTS97-65, 1997
Cited by (1)
-
13
- An implicit enumeration algorithm to generate tests generation algorithms
-
GOEL P.
IEEE Trans. Comput. C-30(3), 215-222, 1981
DOI Cited by (54)
-
14
- On the Acceleration of Test Generation Algorithms
-
FUJIWARA H.
IEEE Trans. Computers C-33(12), 1137-1144, 1983
Cited by (43)
-
15
- Improved deterministic test pattern generation with applications to redundancy identification
-
SCHULZ M.
IEEE Trans. Comput. Aided Design 8(7), 811-815, 1989
Cited by (5)
-
16
- A transitive closure algorithm for test generation
-
CHAKRADHAR S.
IEEE Trans. Comput. Aided Design 12(7), 1015-1028, 1993
Cited by (5)
-
17
- On necessary and nonconflicting assignments in algorithmic test pattern generation
-
COX H.
IEEE Trans. Comput. Aided Design 13(4), 515-530, 1994
Cited by (1)
-
18
- Dynamic redundancy identification in automatic test generation
-
ABRAMOVICI M.
IEEE Trans. Comput. Aided Design 11(3), 404-407, 1992
Cited by (1)
-
19
- FIRE : A faultindependent combinational redundancy identification algorithm
-
IYER M.
IEEE Trans. VLSI Systems, 295-301, 1996
Cited by (7)
-
20
- Removal of Redundancy in Combinational Circuits by Classification of Undetectable Faults [in Japanese]
-
KAJIHARA Seiji , SHIBA Haruko , KINOSHITA Kozo
The Transactions of the Institute of Electronics,Information and Communication Engineers. 75(2), 107-115, 1992-02-25
References (12) Cited by (3)
Cited by: 1
-
1
- Test Generation for Double Stuck-at Faults with Single Redundant Fault [in Japanese]
-
HIGAMI Yoshinobu , TAKAHASHI Naoko , TAKAMATSU Yuzo
情報処理学会研究報告. SLDM, [システムLSI設計技術] 95, 31-37, 2000-02-09
References (5)