静的学習における効率的な間接含意の発見と保存について On Efficient Identification and Preservation of Indirect Implications in Static Learning
-
- 猿渡 慶太郎 SARUWATARI Keitaro
- 九州工業大学情報工学部電子情報工学科 Department of Computer Sciences and Electronics, Kyushu Institute of Technology
-
- 梶原 誠司 KAJIHARA Seiji
- 九州工業大学マイクロ化システムセンター Center for Microelectronics Systems, Kyushu Institute of Technology
この論文をさがす
著者
-
- 猿渡 慶太郎 SARUWATARI Keitaro
- 九州工業大学情報工学部電子情報工学科 Department of Computer Sciences and Electronics, Kyushu Institute of Technology
-
- 梶原 誠司 KAJIHARA Seiji
- 九州工業大学マイクロ化システムセンター Center for Microelectronics Systems, Kyushu Institute of Technology
抄録
経路活性化法に基づくATPG(自動テストパターン生成)では,静的学習で見つけた間接含意を含意操作に利用することが処理の効率化に役立つ.大規模回路に対してはATPGの効率化の要求はなおも強くある一方で,得られる間接含意が多すぎて,保存に必要となる記憶領域が増大することが問題になることがある.本論文では,これまでの静的学習では得られなかった間接含意を見つけることのできる新しい学習規則を提案する.また,冗長な間接含意の保存を避けるような静的学習の処理方法について考察する.
In automatic test pattern generation based on the path sensitization method, it is useful for an implication procedure to utilize indirect implications derived by static learning. While it still has been required to speed-up ATPG for large circuits, there is a problem that there are too many indirect implications to store. In this paper we propose a new learning criterion to find indirect implications that cannot be found by the previous method. Also we consider a method of static learning to avoid preserving redundant indirect implications.
収録刊行物
-
- 電子情報通信学会技術研究報告. ICD, 集積回路
-
電子情報通信学会技術研究報告. ICD, 集積回路 102(477), 25-28, 2002-11-21
一般社団法人電子情報通信学会
参考文献: 13件中 1-13件 を表示
-
1
- Diagnosis of automata failures : A calculus and a method
-
ROTH J. P.
IBM J. Res. Develop. 10, 278-291, 1966
被引用文献1件
-
2
- SOCRATES : A Highly Efficient Automatic Test Generation System
-
SCHULZ M.
IEEE Trans. on CAD., 1988, 126-137, 1988
被引用文献1件
-
3
- REDI : An Efficient Fault Oriented Procedure to Identify Redundant Faults in Combinational Circuits
-
WANG C.
Int'l Conf. on CAD, 2001, 370-374, 2001
被引用文献1件
-
4
- HANNIBAL : An efficient tool for logic verification based on recursive learning
-
KUNZ W.
Proc. Int'l Conf. on CAD, 1993, 538-543, 1993
被引用文献1件
-
5
- A Method for Identifying Robust Dependent and Functionally Unsensitizable Paths
-
KAJIHARA S.
Int'l Conf. on VLSI Design, Jan. 1997, 82-87, 1997
被引用文献1件
-
6
- An implicit enumeration algorithm to generate tests generation algorithms
-
GOEL P.
IEEE Trans. Comput. C-30(3), 215-222, 1981
DOI 被引用文献54件
-
7
- On the Acceleration of Test Generation Algorithms
-
FUJIWARA H.
IEEE Trans. Computers C-33(12), 1137-1144, 1983
被引用文献43件
-
8
- Recursive Learning : An Attractive Alternative to the Decision Tree for Test Genration in Digital Circuits
-
KUNZ W.
Proc. IEEE International Test Conference on Discover the New World of Test and Design, 1992, 816-825, 1992
被引用文献7件
-
9
- FIRE : A faultindependent combinational redundancy identification algorithm
-
IYER M.
IEEE Trans. VLSI Systems, 295-301, 1996
被引用文献7件
-
10
- Multilevel logic optimization by implication analysis
-
KUNZ W.
Proc. Int'l Conf. on Computer-Aided Design (ICCAD), Nov. 1994, 1994
被引用文献4件
-
11
- Fast Identification of Untestable Delay Faults Using Implications
-
HERAGU K.
Int'l Conf. on CAD, 1997, 1997
被引用文献5件
-
12
- On Processing Order for Obtaining Implication Relations in Static Learning
-
ICHIHARA Hideyuki , KAJIHARA Seiji , KINOSHITA Kozo
IEICE transactions on information and systems 83(10), 1908-1911, 2000-10-25
機関リポジトリ 参考文献6件 被引用文献9件
-
13
- On Processing Order for Obtaining Implication Relations in Static Learning
-
ICHIHARA Hideyuki , KAJIHARA Seiji , KINOSHITA Kozo
IEICE transactions on information and systems 83(10), 1908-1911, 2000-10-25
機関リポジトリ 参考文献6件 被引用文献9件