Evaluation of Digitally Controlled PLL by Clock-Period Comparison
-
- MAKIHARA Yukinobu
- the Graduate School of Information Science and Technology, Hokkaido University
-
- IKEBE Masayuki
- the Graduate School of Information Science and Technology, Hokkaido University
-
- SANO Eiichi
- Research Center for Integrated Quantum Electronics, Hokkaido University
Search this article
Abstract
For a digitally controlled phase-locked loop (PLL), we evaluate the use of a clock-period comparator (CPC). In this PLL, only the frequency lock operation should be performed; however, the phase lock operation is also simultaneously achieved by performing the clock-period comparison when the phases of the reference signal and the output signal approach each other. Theoretically a lock-up operation was conducted. In addition, we succeeded in digitizing a voltage controlled oscillator (VCO) with a linear characteristic. We confirmed a phase lock operation with a slight loop characteristic through SPICE simulation.
Journal
-
- IEICE Transactions on Electronics, C
-
IEICE Transactions on Electronics, C 90 (6), 1307-1310, 2007-06-01
The Institute of Electronics, Information and Communication Engineers
- Tweet
Details 詳細情報について
-
- CRID
- 1570291227578847360
-
- NII Article ID
- 110007519709
-
- NII Book ID
- AA10826283
-
- ISSN
- 09168524
-
- Text Lang
- en
-
- Data Source
-
- CiNii Articles