Variant X-Tree Clock Distribution Network and Its Performance Evaluations
-
- ZHANG Xu
- Graduate School of Information Science, Tohoku University
-
- JIANG Xiaohong
- Graduate School of Information Science, Tohoku University
-
- HORIGUCHI Susumu
- Graduate School of Information Science, Tohoku University
Search this article
Abstract
The evolution of VLSI chips towards larger die size, smaller feature size and faster clock speed makes the clock distribution an increasingly important issue. In this paper, we propose a new clock distribution network (CDN), namely Variant X-Tree, based on the idea of X-Architecture proposed recently for efficient wiring within VLSI chips. The Variant X-Tree CDN keeps the nice properties of equal-clock-path and symmetric structure of the typical H-Tree CDN, but results in both a lower maximal clock delay and a lower clock skew than its H-Tree counterpart, as verified by an extensive simulation study that incorporates simultaneously the effects of process variations and on-chip inductance. We also propose a closed-form statistical models for evaluating the skew and delay of the Variant X-Tree CDN. The comparison between the theoretical results and the simulation results indicates that the proposed statistical models can be used to efficiently and rapidly evaluate the performance of the variant X-Tree CDNs.
Journal
-
- IEICE Transactions on Electronics
-
IEICE Transactions on Electronics 90 (10), 1909-1918, 2007-10-01
IEICE
- Tweet
Details 詳細情報について
-
- CRID
- 1573105977363706752
-
- NII Article ID
- 110007541178
-
- NII Book ID
- AA10826283
-
- ISSN
- 09168524
-
- Web Site
- http://hdl.handle.net/10445/5318
-
- Text Lang
- en
-
- Data Source
-
- CiNii Articles