Design of low-power clock generator synchronized with AC power for adiabatic dynamic CMOS logic

DOI Web Site 被引用文献2件 参考文献6件
  • Cho Seung-Il
    Graduate School of Science and Engineering, Yamagata University
  • Kim Seong-Kweon
    Department of Electronic and IT Media Engineering, Seoul National University of Science and Technology
  • Harada Tomochika
    Graduate School of Science and Engineering, Yamagata University
  • Yokoyama Michio
    Graduate School of Science and Engineering, Yamagata University

抄録

To reduce the power dissipation in conventional CMOS logic and to maintain adiabatic charging and discharging with low power for the adiabatic dynamic CMOS logic (ADCL), the clock signal of logic circuits should be synchronized with the AC power source. In this paper, the low-power clock generator synchronized with the AC power signal is proposed for ADCL system. From the simulation result, summation of power consumption of the designed wave shaping circuit (WSC) and asymmetry duty ratio divider (ADD) was estimated with approximately 1.197μW and 58.1μW at 3kHz and 10MHz, respectively.

収録刊行物

  • IEICE Electronics Express

    IEICE Electronics Express 10 (20), 20130716-20130716, 2013

    一般社団法人 電子情報通信学会

被引用文献 (2)*注記

もっと見る

参考文献 (6)*注記

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ