Layout Generator with Flexible Grid Assignment for Area Efficient Standard Cell

Access this Article



This paper discusses a standard cell layout generator that can be used to generate a standard cell library optimized to a target application. It can generate an area efficient layout from a virtual-grid symbolic layout with the ability of flexible grid positioning that considers local design rules enforced in a scaled technology. The generator reduces the cost of library design and enables an optimization of each cell with detailed layout information that can be used to estimate the performance of the cell under design. A standard cell library has been generated for commercial 28-nm FDSOI CMOS process using the proposed layout generator, and used for circuit design. Correct operation of designed circuit is observed form fabricated chip test.


  • IPSJ Transactions on System LSI Design Methodology

    IPSJ Transactions on System LSI Design Methodology 8(0), 131-135, 2015

    Information Processing Society of Japan


Page Top