Implementation of Gate Driver Circuit for Suppressing Both Surge Voltage and Switching Loss by Using Mutual Inductance
-
- Ogata Ko
- Tokyo Metropolitan University
-
- Wada Keiji
- Tokyo Metropolitan University
Bibliographic Information
- Other Title
-
- サージ電圧抑制とスイッチング損失の低減を目的とした相互誘導を利用したゲート駆動回路実装
- サージ デンアツ ヨクセイ ト スイッチング ソンシツ ノ テイゲン オ モクテキ ト シタ ソウゴ ユウドウ オ リヨウ シタ ゲート クドウ カイロ ジッソウ
Search this article
Abstract
<p>Recently, the development of power devices, such as SiC and GaN devices has lead to the increase in research on the influence of parasitic parameters, such as wiring inductance, parasitic capacitance, and packaging inductance in power converter circuits. In general, the converter circuit has several circuit loops, including higher-voltage circuit, gate-drive, and low voltage control circuits, on one printed circuit board. However, studies have discussed the influence of a mutual inductance between higher-voltage and gate-drive circuits. Mutual inductances between the circuits could influence the switching characteristics, such as surge voltage and switching loss. This paper describes an influence of mutual inductance on the higher-voltage and gate-drive circuits, and presents the simulation and experimental results rated at 500V and 20A using SiC-MOSFET and SBD. Moreover, this paper proposes an implementation of a gate drive circuit by using mutual inductance for suppression of both surge voltage and switching loss.</p>
Journal
-
- IEEJ Transactions on Industry Applications
-
IEEJ Transactions on Industry Applications 138 (2), 135-140, 2018
The Institute of Electrical Engineers of Japan
- Tweet
Details 詳細情報について
-
- CRID
- 1390001204659488640
-
- NII Article ID
- 130006329432
-
- NII Book ID
- AN10012320
-
- ISSN
- 13488163
- 09136339
-
- NDL BIB ID
- 028846954
-
- Text Lang
- ja
-
- Data Source
-
- JaLC
- NDL
- Crossref
- CiNii Articles
- KAKEN
-
- Abstract License Flag
- Disallowed