An improved BIJM circuit based on undersampling technique

DOI Web Site 参考文献6件
  • Cai Zhikuang
    College of Electronic and Optical Engineering, Nanjing University of Posts and Telecommunications National ASIC System Engineering Research Center, Southeast University
  • Xu Haobo
    National ASIC System Engineering Research Center, Southeast University
  • Xiao Jian
    College of Electronic and Optical Engineering, Nanjing University of Posts and Telecommunications
  • Yang Jun
    National ASIC System Engineering Research Center, Southeast University

抄録

<p>An improved BIJM (Built-in jitter measurement) circuit is presented in this paper, which is consisted of three improvement points. Firstly, multi-phase sampling technology improves the sampling efficiency based on the specially designed multi-phase clock generation circuit. Secondly, the median-edge alignment is used as the new jitter extraction method, which is taking the place of the mean-edge alignment. This method can filter low-frequency noise component to extract the cycle-to-cycle jitter. Thirdly, single-edge accumulation data processing method accumulates one edge in each cycle, blocking the correlation of adjacent sampling location, which can improve measurement accuracy and save the area overhead. The proposed jitter measurement circuit is designed at SMIC 40 nm CMOS process, and the circuit occupies a total silicon area of 9108 um2. Post-layout simulation results show the measurement error is only 0.94%.</p>

収録刊行物

  • IEICE Electronics Express

    IEICE Electronics Express 15 (8), 20180124-20180124, 2018

    一般社団法人 電子情報通信学会

参考文献 (6)*注記

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ