A Relaxed Bit-Write-Reducing and Error-Correcting Code for Non-Volatile Memories

DOI Web Site 参考文献21件
  • KOJO Tatsuro
    Dept. of Computer Science and Communications Engineering, Waseda University
  • TAWADA Masashi
    Dept. of Computer Science and Communications Engineering, Waseda University
  • YANAGISAWA Masao
    Dept. of Computer Science and Communications Engineering, Waseda University
  • TOGAWA Nozomu
    Dept. of Computer Science and Communications Engineering, Waseda University

抄録

<p>Non-volatile memories are a promising alternative to memory design but data stored in them still may be destructed due to crosstalk and radiation. The data stored in them can be restored by using error-correcting codes but they require extra bits to correct bit errors. One of the largest problems in non-volatile memories is that they consume ten to hundred times more energy than normal memories in bit-writing. It is quite necessary to reduce writing bits. Recently, a REC code (bit-write-reducing and error-correcting code) is proposed for non-volatile memories which can reduce writing bits and has a capability of error correction. The REC code is generated from a linear systematic error-correcting code but it must include the codeword of all 1's, i.e., 11…1. The codeword bit length must be longer in order to satisfy this condition. In this letter, we propose a method to generate a relaxed REC code which is generated from a relaxed error-correcting code, which does not necessarily include the codeword of all 1's and thus its codeword bit length can be shorter. We prove that the maximum flipping bits of the relaxed REC code is still limited theoretically. Experimental results show that the relaxed REC code efficiently reduce the number of writing bits.</p>

収録刊行物

参考文献 (21)*注記

もっと見る

関連プロジェクト

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ