Optimized Charge Pump and Nonlinear Phase Frequency Detector for a Ka-Band Phase-Locked Loop in 90-nm CMOS Process

DOI Web Site 参考文献17件
  • TANG Lu
    Institute of RF- & OE-ICs, Southeast University Quantum Information Research Center, Southeast University
  • WANG Zhigong
    Institute of RF- & OE-ICs, Southeast University
  • FAN Tiantian
    Institute of RF- & OE-ICs, Southeast University
  • LIU Faen
    Institute of RF- & OE-ICs, Southeast University
  • ZHANG Changchun
    College of Electronic and Optical Engineering & College of Microelectronics, Nanjing University of Posts and Telecommunications

抄録

<p>In this paper, an improved charge pump (CP) and a modified nonlinear phase frequency detector (PFD) are designed and fabricated in a 90-nm CMOS process. The CP is optimized with a combination of circuit techniques such as pedestal error cancel scheme to eliminate the charge injection and the other non-ideal characteristics. The nonlinear PFD is based on a modified circuit topology to enhance the acquisition capability of the PLL. The optimized CP and nonlinear PFD are integrated into a Ka-band PLL. The measured output current mismatch ratio of the improved CP is less than 1% when the output voltage Vout fluctuates between 0.2 to 1.1V from a 1.2V power supply. The measured phase error detection range of the modified nonlinear PFD is between -2π and 2π. Owing to the modified CP and PFD, the measured reference spur of the Ka-band PLL frequency synthesizer containing the optimized CP and PFD is only -56.409dBc at 30-GHz at the locked state.</p>

収録刊行物

参考文献 (17)*注記

もっと見る

キーワード

詳細情報 詳細情報について

問題の指摘

ページトップへ