Reducing DC-Link Current Harmonics in Dual-Inverter Fed Induction Motor with Lower-Voltage Rating Inverter

• Mizukoshi Akihito

  Nagaoka University of Technology

• Haga Hitoshi

  Nagaoka University of Technology

抄録

This letter proposes a control method to reduce the high-order harmonics caused by pulse-width modulation (PWM) in the DC-link current in a dual inverter with a floating capacitor topology, which has the same voltage ratings in two inverters. The proposed control method reduces the high-order harmonic current through a six-step operation at the primary inverter. The secondary inverter supplies a sinusoidal voltage to the motor using a low-rated voltage. The validity of the proposed control method is confirmed through an experiment using an open-end winding induction motor. Furthermore, the floating capacitor voltage dependencies of the input current harmonics are analyzed.

収録刊行物

• IEEJ Journal of Industry Applications

  IEEJ Journal of Industry Applications 11 (1), 189-190, 2022-01-01

  一般社団法人 電気学会

キーワード

• open-end winding
• voltage rating
• dual-inverter
• floating capacitor
• DC-link current harmonics

詳細情報

• CRID: 1390853567321775616
• NII論文ID: 130008139375
• DOI: 10.1541/ieejjia.l21000865
• ISSN: 21871108
• ISSN: 21871094
• Web Site: https://www.jstage.jst.go.jp/article/ieejjia/11/1/11_L21000865/_pdf
• 本文言語コード: en
• データソース種別:
  • JaLC
  • Crossref
  • CiNii Articles
• 抄録ライセンスフラグ: 使用不可