Study on multiple states extraction using one-dimensional nonlinear CMOS map circuit
Access this Article
Search this Article
Author
Bibliographic Information
- Title
-
Study on multiple states extraction using one-dimensional nonlinear CMOS map circuit
- Author
-
朱, 俊騏
- Author(Another name)
-
シュ, シュンキ
- University
-
上智大学
- Types of degree
-
博士 (工学)
- Grant ID
-
甲第190号
- Degree year
-
1998-03-31
Note and Description
博士論文
Table of Contents
- Contents / p1 (0004.jp2)
- List of Figures / p4 (0006.jp2)
- 1.Introduction / p1 (0008.jp2)
- 1.1 Background of this Study / p2 (0009.jp2)
- 1.2 Structure of this Thesis / p5 (0010.jp2)
- References / p5 (0010.jp2)
- 2.One-Dimensional Nonlinear CMOS Map Circuit and Observation.Analysis of Chaos in its Direct Mapping System / p7 (0011.jp2)
- 2.1 Introduction / p8 (0012.jp2)
- 2.2 One-Dimensional Nonlinear CMOS Map Circuit / p8 (0012.jp2)
- 2.3 Construction of Direct Mapping System / p9 (0012.jp2)
- 2.4 Observation and Analysis of Internal States / p11 (0013.jp2)
- 2.5 Discussion / p16 (0016.jp2)
- 2.6 Concluding Remarks / p17 (0016.jp2)
- References / p17 (0016.jp2)
- 3.Multiple States Extraction (I) / p32 (0024.jp2)
- 3.1 Introduction / p33 (0024.jp2)
- 3.2 Circuit Construction / p33 (0024.jp2)
- 3.3 State Restriction with Non-uniform Quantization / p34 (0025.jp2)
- 3.4 Characteristics of Extracted Multiple-State Motion / p36 (0026.jp2)
- 3.5 Discussion / p38 (0027.jp2)
- 3.6 Concluding Remarks / p39 (0027.jp2)
- References / p40 (0028.jp2)
- 4.Effects of Nonlinear Quantization of Internal States Obtained from CMOS Map Circuit on Transfer Characteristics / p52 (0034.jp2)
- 4.1 Introduction / p53 (0034.jp2)
- 4.2 Experimental Procedure / p53 (0034.jp2)
- 4.3 Round-Trip Transfer Characteristic of Internal States in Time Series / p55 (0035.jp2)
- 4.4 Methodology of Nonlinear Quantization Extending Prediction of Internal States in Time Series / p56 (0036.jp2)
- 4.5 Application:Cryptosystem / p58 (0037.jp2)
- 4.6 Concluding Remarks / p60 (0038.jp2)
- References / p60 (0038.jp2)
- 5.Multiple States Extraction (II):64-State Cell / p69 (0042.jp2)
- 5.1 Introduction / p70 (0043.jp2)
- 5.2 Circuit Construction / p70 (0043.jp2)
- 5.3 Algorithm of Nonlinear State Filtering and Design of Nonlinear ADC and DAC / p71 (0043.jp2)
- 5.4 Extracted 64 States under Nonlinear Quantization / p74 (0045.jp2)
- 5.5 Discussion / p76 (0046.jp2)
- 5.6 Concluding Remarks / p76 (0046.jp2)
- References / p77 (0046.jp2)
- 6.Concluding Remarks / p91 (0053.jp2)
- 6.1 Progress of this Study / p91 (0053.jp2)
- 6.2 Future Research / p92 (0054.jp2)
- References / p93 (0054.jp2)
- Appendix:Logistic Map / p94 (0055.jp2)
- Acknowledgments / p102 (0059.jp2)
- List of Publications / p103 (0059.jp2)