A study on compiling and testing environments for large real-time telecommunications software

この論文をさがす

著者

    • 佐藤, 規男 サトウ, ノリオ

書誌事項

タイトル

A study on compiling and testing environments for large real-time telecommunications software

著者名

佐藤, 規男

著者別名

サトウ, ノリオ

学位授与大学

立命館大学

取得学位

博士(工学)

学位授与番号

乙第242号

学位授与年月日

1999-03-26

注記・抄録

博士論文

目次

  1. Contents / p5 (0005.jp2)
  2. I Compiling and Testing Environment / p1 (0009.jp2)
  3. 1 Introduction / p3 (0010.jp2)
  4. 1.1 Features of Telecommunication Software / p3 (0010.jp2)
  5. 1.2 Language Features of CHILL / p4 (0011.jp2)
  6. 1.3 Comparison with Other System Description Languages / p7 (0012.jp2)
  7. 1.4 Study Objectives / p8 (0013.jp2)
  8. 1.5 Positioning of Thesis / p9 (0013.jp2)
  9. 1.6 Outline of Thesis / p9 (0013.jp2)
  10. 2 Environment Overview / p11 (0014.jp2)
  11. 2.1 Life Cycle and Environment / p11 (0014.jp2)
  12. 2.2 Compiler Structure / p11 (0014.jp2)
  13. 2.3 Building Environment / p17 (0017.jp2)
  14. II Compiling Techniques / p19 (0018.jp2)
  15. 3 Efficient Hybrid Register Allocation Scheme / p21 (0019.jp2)
  16. 3.1 Introduction / p21 (0019.jp2)
  17. 3.2 Requirements / p22 (0020.jp2)
  18. 3.3 Fundamental Features / p23 (0020.jp2)
  19. 3.4 Implementation Specifics / p26 (0022.jp2)
  20. 3.5 Evaluation and Further Considerations / p32 (0025.jp2)
  21. 3.6 Comparison with Other Work / p39 (0028.jp2)
  22. 3.7 Conclusion / p39 (0028.jp2)
  23. 4 Exception Handling Support and Check Code Elimination / p41 (0029.jp2)
  24. 4.1 Introduction / p41 (0029.jp2)
  25. 4.2 Requirements / p42 (0030.jp2)
  26. 4.3 Code Design / p45 (0031.jp2)
  27. 4.4 Optimization Techniques and Measurement / p48 (0033.jp2)
  28. 4.5 Discussion / p59 (0038.jp2)
  29. 4.6 Conclusion / p61 (0039.jp2)
  30. 5 Fast Compiler Retargeting to Different Platforms / p63 (0040.jp2)
  31. 5.1 Introduction / p63 (0040.jp2)
  32. 5.2 Requirement / p64 (0041.jp2)
  33. 5.3 Solution Overview / p64 (0041.jp2)
  34. 5.4 Implementation of IL with High-and Low-Level Properties / p66 (0042.jp2)
  35. 5.5 Translation from AST into Lower-level ILs / p69 (0043.jp2)
  36. 5.6 Evaluations / p70 (0044.jp2)
  37. 5.7 Discussions / p72 (0045.jp2)
  38. 5.8 Conclusion / p74 (0046.jp2)
  39. III Testing Environment / p75 (0046.jp2)
  40. 6 Support of New Debugging Paradigms / p77 (0047.jp2)
  41. 6.1 Introduction / p77 (0047.jp2)
  42. 6.2 Requirements / p78 (0048.jp2)
  43. 6.3 Proposed Debugger / p79 (0048.jp2)
  44. 6.4 Implementation / p82 (0050.jp2)
  45. 6.5 Application Examples / p88 (0053.jp2)
  46. 6.6 Discussion / p90 (0054.jp2)
  47. 6.7 Conclusion / p91 (0054.jp2)
  48. IV Conclusions and Future Works / p93 (0055.jp2)
  49. 7 Conclusions / p95 (0056.jp2)
  50. 7.1 Technical Summary / p95 (0056.jp2)
  51. 7.2 Technical Contributions / p96 (0057.jp2)
  52. 7.3 Remarks / p96 (0057.jp2)
  53. 7.4 Future Direction / p97 (0057.jp2)
  54. V Appendices / p99 (0058.jp2)
  55. A Overview of Register Allocation Techniques / p101 (0059.jp2)
  56. A.1 Overview of Graph-coloring Register Assignment / p101 (0059.jp2)
  57. A.2 Advantages and Disadvantages of Local Register Allocation / p103 (0060.jp2)
  58. B AST Representation Files and Foreign ILs / p105 (0061.jp2)
  59. B.1 AST Representation(Example) / p105 (0061.jp2)
  60. B.2 Inter-unit Address Conversion Schemes / p108 (0063.jp2)
  61. B.3 Non-trivial Front End Requirements for Back Ends / p110 (0064.jp2)
  62. B.4 Foreign ILs Targeted by Translations / p114 (0066.jp2)
  63. C Exception Handling in Other Languages / p115 (0066.jp2)
  64. C.1 Functionalities / p115 (0066.jp2)
  65. C.2 Ada / p115 (0066.jp2)
  66. C.3 Modula-3 / p116 (0067.jp2)
  67. C.4 C++ / p116 (0067.jp2)
  68. C.5 Java / p116 (0067.jp2)
  69. C.6 CORBA IDL / p116 (0067.jp2)
  70. D List of Publications by the Author / p117 (0067.jp2)
  71. D.1 Transaction Papers / p117 (0067.jp2)
  72. D.2 Proceedings of International Conferences / p117 (0067.jp2)
  73. D.3 Technical Reports of IEICE and IPSJ / p118 (0068.jp2)
  74. D.4 Papers of NTT R&D Journal / p118 (0068.jp2)
  75. D.5 CCITT(now ITU-T)Contributions / p118 (0068.jp2)
0アクセス

各種コード

  • NII論文ID(NAID)
    500000172867
  • NII著者ID(NRID)
    • 8000000173143
  • DOI(NDL)
  • NDL書誌ID
    • 000000337181
  • データ提供元
    • NDL-OPAC
    • NDLデジタルコレクション
ページトップへ