A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC
収録刊行物
-
- IEEE J. Solid-State Circuits
-
IEEE J. Solid-State Circuits 25 1118-1128, 1990
IEEE J. Solid-State Circuits 25 1118-1128, 1990