Analysis and experimental verification of digital substrate noise generation for epitype substrates
収録刊行物
-
- IEEE J. Solid-State Circuits
-
IEEE J. Solid-State Circuits 35 (7), 1002-1008, 2000