Fault tolerant network on chip switching with graceful performance degradation
収録刊行物
-
- IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
-
IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 29 (6), 883-896, 2010