The MIPS-X RISC microprocessor
著者
書誌事項
The MIPS-X RISC microprocessor
(The Kluwer international series in engineering and computer science, SECS 81)(The Kluwer international series in engineering and computer science, VLSI,
Kluwer Academic Publishers, c1989
大学図書館所蔵 全12件
  青森
  岩手
  宮城
  秋田
  山形
  福島
  茨城
  栃木
  群馬
  埼玉
  千葉
  東京
  神奈川
  新潟
  富山
  石川
  福井
  山梨
  長野
  岐阜
  静岡
  愛知
  三重
  滋賀
  京都
  大阪
  兵庫
  奈良
  和歌山
  鳥取
  島根
  岡山
  広島
  山口
  徳島
  香川
  愛媛
  高知
  福岡
  佐賀
  長崎
  熊本
  大分
  宮崎
  鹿児島
  沖縄
  韓国
  中国
  タイ
  イギリス
  ドイツ
  スイス
  フランス
  ベルギー
  オランダ
  スウェーデン
  ノルウェー
  アメリカ
注記
Includes bibliographical references (p. 223-227)
内容説明・目次
内容説明
The first Stanford MIPS project started as a special graduate course in 1981. That project produced working silicon in 1983 and a prototype for running small programs in early 1984. After that, we declared it a success and decided to move on to the next project-MIPS-X. This book is the final and complete word on MIPS-X. The initial design of MIPS-X was formulated in 1984 beginning in the Spring. At that time, we were unsure that RISe technology was going to have the industrial impact that we felt it should. We also knew of a number of architectural and implementation flaws in the Stanford MIPS machine. We believed that a new processor could achieve a performance level of over 10 times a VAX 11/780, and that a microprocessor of this performance level would convince academic skeptics of the value of the RISe approach. We were concerned that the flaws in the original RISe design might overshadow the core ideas, or that attempts to industrialize the technology would repeat the mistakes of the first generation designs. MIPS-X was targeted to eliminate the flaws in the first generation de signs and to boost the performance level by over a factor of five.
目次
1 Introduction.- 2 Architecture.- 3 The Compiler System.- 4 A Hardware Overview.- 5 The Execute Engine.- 6 Instruction Fetch Hardware.- 7 The External Interface.- A Exception Handling.- A.1 Interrupts.- A.2 Trap On Overflow.- A.3 Trap Instructions.- B Integer Multiplication and Division.- B.1 Multiplication and Division Support.- B.2 Multiplication.- B.3 Division.- C Opcode Map.- C.1 OP Field Bit Assignments.- C.2 Comp Func Field Bit Assignments.- C.3 Opcode Map of All Instructions.- D MIPS-X Revision 1 and 2 Pin Numbers.- D.1 Pin Mapping for Probe Card and Funsim.- D.2 Pin Map for 144 Pin PGA.- E Revision 1 and Revision 2 Differences.
「Nielsen BookData」 より