High level synthesis of ASICs under timing and synchronization constraints

Author(s)

Bibliographic Information

High level synthesis of ASICs under timing and synchronization constraints

by David C. Ku and Giovanni De Micheli

(The Kluwer international series in engineering and computer science, SECS 177)

Kluwer Academic Publishers, 1992

Available at  / 11 libraries

Search this Book/Journal

Note

Includes bibliographical references and index

Related Books: 1-1 of 1

Details

Page Top