A guide to VHDL
著者
書誌事項
A guide to VHDL
Kluwer Academic Publishers, c1992
大学図書館所蔵 件 / 全5件
-
該当する所蔵館はありません
- すべての絞り込み条件を解除する
注記
Includes bibliographical references and index
内容説明・目次
内容説明
"A Guide to VHDL" is intended for the working engineer who needs to develop, document, simulate and synthesize a design using the VHDL language. It is a guide for system and chip designers who are working with VHDL CAD tools and who have some experience programming in FORTRAN, PASCAL or C and have used a logic simulator. The work includes a number of paper exercises and computer lab experiments. If a compiler/simulator is available to the reader, then the lab exercises included in the chapter can be run to reinforce the learning experience. For practical purposes, the book keeps simulator-specific text to a minimum, but does use the Synopsys VHDL Simulator command language in a few cases. The guide can be used as a primer since its contents are appropriate for an introductory course in VHDL.
目次
- VHDL designs
- primitive elements 1+1 does not equal 2
- sequential statements
- advanced types
- signals and signal assignments
- concurrent statements
- structural VHDL
- packages and libraries
- advanced topics
- VHD: and logic synthesis
- VHDL structure and syntax - reserved words, application examples.
「Nielsen BookData」 より
