Uniprocessors and vector processors
Author(s)
Bibliographic Information
Uniprocessors and vector processors
(Macmillan computer science series, . Architecture of high performance computers ; v. 1)
Macmillan, c1989
- : pbk
Available at 3 libraries
  Aomori
  Iwate
  Miyagi
  Akita
  Yamagata
  Fukushima
  Ibaraki
  Tochigi
  Gunma
  Saitama
  Chiba
  Tokyo
  Kanagawa
  Niigata
  Toyama
  Ishikawa
  Fukui
  Yamanashi
  Nagano
  Gifu
  Shizuoka
  Aichi
  Mie
  Shiga
  Kyoto
  Osaka
  Hyogo
  Nara
  Wakayama
  Tottori
  Shimane
  Okayama
  Hiroshima
  Yamaguchi
  Tokushima
  Kagawa
  Ehime
  Kochi
  Fukuoka
  Saga
  Nagasaki
  Kumamoto
  Oita
  Miyazaki
  Kagoshima
  Okinawa
  Korea
  China
  Thailand
  United Kingdom
  Germany
  Switzerland
  France
  Belgium
  Netherlands
  Sweden
  Norway
  United States of America
Description and Table of Contents
Description
This revised, updated and expanded text deals mainly with techniques used in uniprocessor architectures to attain high performance. Many of these techniques involve some form of parallelism, which is hidden from the user. Developments in the Cray and Cyber 205 architectures are detailed and new material is included on array architectures, using the DAP as a case study and on multiprocessor architectures using C.mmp, the butterfly and the transputer as examples. The material is designed to accompany undergraduate courses in computer architecture and constitute a core of material presented in third and fourth year courses in the Computer Science Department at Edinburgh University.
Table of Contents
Preface - Introduction - Instructions and Addresses - Storage Hierarchies - Pipelines - Instruction Buffers - Parallel Function Units - The Cray Series - Vector Facilities in MU5 - The CDC Series - Performance of Vector Machines - Bibliography - Index
by "Nielsen BookData"